{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,11]],"date-time":"2023-05-11T18:40:13Z","timestamp":1683830413650},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2007,6,1]],"date-time":"2007-06-01T00:00:00Z","timestamp":1180656000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2007,6]]},"DOI":"10.1109\/tcad.2006.884492","type":"journal-article","created":{"date-parts":[[2007,5,3]],"date-time":"2007-05-03T20:49:14Z","timestamp":1178225354000},"page":"1041-1053","source":"Crossref","is-referenced-by-count":17,"title":["Multilevel Full-Chip Gridless Routing With Applications to Optical-Proximity Correction"],"prefix":"10.1109","volume":"26","author":[{"family":"Tai-Chen Chen","sequence":"first","affiliation":[]},{"family":"Yao-Wen Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270061"},{"key":"ref38","first-page":"802","article-title":"gridless routers-new wire routing algorithms based on computational geometry","author":"ohtsuki","year":"1985","journal-title":"Proc Int Conf Circuits and Systems"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14839"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274564"},{"key":"ref31","first-page":"44","article-title":"a novel framework for multilevel routing considering routability and performance","author":"lin","year":"2002","journal-title":"Proc ICCAD"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.46781"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129836"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/TCAD.1987.1270299","article-title":"a tile-expansion router","volume":"cad 6","author":"margarino","year":"1987","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref35","first-page":"246","article-title":"router planner for custom chip design","author":"marek-sadowska","year":"1986","journal-title":"Proc ICCAD"},{"key":"ref34","first-page":"332","article-title":"global router for gate array","author":"marek-sadowska","year":"1984","journal-title":"Proc ICCD"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337418"},{"key":"ref40","first-page":"588","article-title":"a fast line-search method based on a tile plane","author":"sato","year":"1987","journal-title":"Proc IEEE Int Symp Circuits and Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.920694"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968655"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774580"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842803"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1117\/12.535852","article-title":"merits of cellwise model-based opc","volume":"5379","author":"gupta","year":"2004","journal-title":"Proc SPIE"},{"key":"ref16","first-page":"337","article-title":"a hybrid hierarchical global router for multi-layer vlsis","volume":"e78 a","author":"hayashi","year":"1995","journal-title":"IEICE Trans Fundamentals"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.137503"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/800260.809014"},{"key":"ref19","first-page":"382","article-title":"a fast crosstalk- and performance-driven multilevel routing system","author":"ho","year":"2003","journal-title":"Proc ICCAD"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896469"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896459"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.712098"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826547"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776037"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348101"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(88)90017-X"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466547"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.920691"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1145\/332357.332367","article-title":"dune: a multi-layer gridless routing system with wire planning","author":"cong","year":"2000","journal-title":"Proc ISPD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382639"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466157"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981074"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676904"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/43.486276"},{"key":"ref22","first-page":"186","article-title":"optical proximity correction (opc)-friendly maze routing","author":"huang","year":"2004","journal-title":"Proc DAC"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/43.980255"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847902"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1978.1585154"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981071"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114929"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.24884"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MCMC.1997.569350"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/43.149769"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055187"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4167979\/04167996.pdf?arnumber=4167996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,11]],"date-time":"2023-05-11T18:24:03Z","timestamp":1683829443000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4167996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6]]},"references-count":48,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2006.884492","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,6]]}}}