{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T05:50:59Z","timestamp":1709445059039},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007224","name":"National Foundation for Science and Technology Development","doi-asserted-by":"publisher","award":["102.02-2020.14"],"id":[{"id":"10.13039\/100007224","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,9,1]]},"DOI":"10.1109\/tc.2023.3262926","type":"journal-article","created":{"date-parts":[[2023,3,29]],"date-time":"2023-03-29T19:01:03Z","timestamp":1680116463000},"page":"2689-2700","source":"Crossref","is-referenced-by-count":1,"title":["Transition Factors of Power Consumption Models for CPA Attacks on Cryptographic RISC-V SoC"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"http:\/\/orcid.org\/0000-0001-8011-5518","authenticated-orcid":false,"given":"Thai-Ha","family":"Tran","sequence":"first","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Chofu, Tokyo, Japan"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-8761-6398","authenticated-orcid":false,"given":"Ba-Anh","family":"Dao","sequence":"additional","affiliation":[{"name":"Institute of Scientific and Technological Research and Application, Academy of Cryptography Techniques, Hanoi, Vietnam"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-4078-0836","authenticated-orcid":false,"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Chofu, Tokyo, Japan"}]},{"ORCID":"http:\/\/orcid.org\/0000-0003-0944-8701","authenticated-orcid":false,"given":"Van-Phuc","family":"Hoang","sequence":"additional","affiliation":[{"name":"Institute of System Integration, Le Quy Don Technical University, Hanoi, Vietnam"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-5255-4919","authenticated-orcid":false,"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Chofu, Tokyo, Japan"}]}],"member":"263","reference":[{"key":"ref13","first-page":"13","article-title":"Template attacks","author":"chari","year":"2003","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref35","author":"baker","year":"2019","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3150833"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7803910"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.13164\/re.2017.0890"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168576"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0010-2"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CIS.2014.94"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3079960"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-37195-1"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3126703"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3134256"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1080\/23742917.2016.1231523"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2015.7129369"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2915203"},{"key":"ref1","first-page":"12","author":"d\u00f6rflinger","year":"2021","journal-title":"A Comparative Survey of Open-Source Application-Class RISC-V Processor Implementations"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref16","article-title":"Study of deep learning techniques for side-channel analysis and introduction to ASCAD database","volume":"10","author":"benadjila","year":"2019","journal-title":"J Cryptogr Eng"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-10970-7_9"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography4020015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/9781118660027"},{"key":"ref23","author":"stallings","year":"2016","journal-title":"Cryptography and Network Security Principles and Practice 5 Edition"},{"key":"ref26","article-title":"Chipyard: An agile RISC-V SoC design framework with in-order cores, out-of-order cores, accelerators, and more","year":"2020"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2987617"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3145990"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2455974"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_3"},{"key":"ref28","article-title":"Verilog implementation of the symmetric block cipher AES (NIST FIPS 197)","author":"str\u00f6mbergson","year":"2021"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"key":"ref29","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISECS.2010.55"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.5815\/ijcnis.2013.03.03"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3065915"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2019.8755206"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2005.12.013"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3135324"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10213258\/10086640.pdf?arnumber=10086640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,28]],"date-time":"2023-08-28T17:52:08Z","timestamp":1693245128000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10086640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,1]]},"references-count":38,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2023.3262926","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9,1]]}}}