{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:59:01Z","timestamp":1740131941672,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,1,1]]},"DOI":"10.1109\/tc.2020.2984607","type":"journal-article","created":{"date-parts":[[2020,4,2]],"date-time":"2020-04-02T17:31:03Z","timestamp":1585848663000},"page":"72-82","source":"Crossref","is-referenced-by-count":31,"title":["Fairness-Aware Energy Efficient Scheduling on Heterogeneous Multi-Core Processors"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4678-6198","authenticated-orcid":false,"given":"Bagher","family":"Salami","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1410-6781","authenticated-orcid":false,"given":"Hamid","family":"Noori","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5550-5565","authenticated-orcid":false,"given":"Mahmoud","family":"Naghibzadeh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISADS.2013.6513411"},{"key":"ref32","first-page":"177","article-title":"Fairness-aware scheduling on single-ISA heterogeneous multi-cores","author":"van craeynest","year":"2013","journal-title":"Proc IEEE Parallel Architecture and Compilation Tech"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2796077"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2620977"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926262"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.133"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056037"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1145\/2627369.2627654","article-title":"Energy-efficient mapping of biomedical applications on domain-specific accelerator under process variation","author":"tavana","year":"2014","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370913"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2666357.2597822"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974702"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237019"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2579674"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.7"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400691"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2770163"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273510"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744911"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2627541"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2836418"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2187671.2187675"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176542"},{"key":"ref7","first-page":"63","article-title":"An opportunistic prediction-based thread scheduling to maximize throughput\/watt in AMPs","author":"annamalai","year":"2013","journal-title":"Proc IEEE Parallel Architecture and Compilation Tech"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2834120"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744848"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628078"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763189"},{"key":"ref22","first-page":"1","article-title":"On the scheduling of fault-tolerant mixed-criticality systems","author":"huang","year":"2014","journal-title":"Proc Des Autom Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176442"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451125"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691185"},{"key":"ref26","first-page":"1","article-title":"Utilization-aware load balancing for the energy efficient operation of the big. LITTLE processor","author":"kim","year":"2014","journal-title":"Proc Des Autom Test Eur"},{"key":"ref25","first-page":"618","article-title":"Approximation-aware scheduling on heterogeneous multi-core architectures","author":"tan","year":"2015","journal-title":"Proc Asia South Pacific Des Autom Conf"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9290453\/09055136.pdf?arnumber=9055136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:49:04Z","timestamp":1641988144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9055136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,1]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2984607","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2021,1,1]]}}}