{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T10:39:05Z","timestamp":1742639945580,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,12,1]]},"DOI":"10.1109\/tc.2018.2834915","type":"journal-article","created":{"date-parts":[[2018,5,11]],"date-time":"2018-05-11T19:26:59Z","timestamp":1526066819000},"page":"1806-1817","source":"Crossref","is-referenced-by-count":14,"title":["Test of Reconfigurable Modules in Scan Networks"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1745-5293","authenticated-orcid":false,"given":"Riccardo","family":"Cantoro","sequence":"first","affiliation":[]},{"given":"Farrokh Ghani","family":"Zadegan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0605-9014","authenticated-orcid":false,"given":"Marco","family":"Palena","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6233-0994","authenticated-orcid":false,"given":"Paolo","family":"Pasini","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6672-0279","authenticated-orcid":false,"given":"Erik","family":"Larsson","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2899-7669","authenticated-orcid":false,"given":"Matteo Sonza","family":"Reorda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Detection and diagnosis of static scan cell internal\n defect","author":"guo","year":"2008","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1986.295040"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700577"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796558"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.74"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.155"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763228"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.28"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401555"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2699863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.13"},{"key":"ref3","first-page":"364","article-title":"ATPG for scan chain latches and flip-flops","author":"makar","year":"1997","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.58"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.7447934"},{"journal-title":"IEEE Standard for Test Access Port and Boundary-Scan Architecture","first-page":"1","year":"2013","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805840"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124822"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580166"},{"journal-title":"IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device","first-page":"1","year":"2014","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.35"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.80"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2017.34"},{"year":"2014","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSSC.1968.300136"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8525378\/08357895.pdf?arnumber=8357895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:22Z","timestamp":1642003822000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,1]]},"references-count":24,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2834915","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2018,12,1]]}}}