{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T18:46:36Z","timestamp":1649184396494},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/tc.2012.42","type":"journal-article","created":{"date-parts":[[2012,2,7]],"date-time":"2012-02-07T22:00:58Z","timestamp":1328652058000},"page":"944-955","source":"Crossref","is-referenced-by-count":0,"title":["Hardware-based generation of independent subtraces of instructions in clustered processors"],"prefix":"10.1109","volume":"62","author":[{"given":"Rafael","family":"Ubal","sequence":"first","affiliation":[]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Lopez","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Duato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref11","article-title":"CACTI 6.0: A Tool to Model Large Caches","author":"muralimanohar","year":"2007"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2000.898081","article-title":"Reducing Wire Delay Penalty through Value Prediction","author":"parcerisa","year":"2000","journal-title":"Proc 33rd Int'l Symp Microarchitecture"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2000.898083","article-title":"Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors","author":"baniasadi","year":"2000","journal-title":"Proc 33rd Int'l Symp Microarchitecture"},{"key":"ref14","article-title":"Dynamic Cluster Assignment Mechanisms","author":"canal","year":"2000","journal-title":"Proc Sixth Int'l Symp High Performance Computer Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742779"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859649"},{"key":"ref17","article-title":"The Microarchitecture of the Pentium 4 Processor","volume":"1","author":"hinton","year":"2001","journal-title":"Intel Technology J"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645794"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744347"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807517"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref6","article-title":"Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching","author":"rotenberg","year":"1996","journal-title":"Proc 29th Int'l Symp Microarchitecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/165939.165956"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2007.17"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106028"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"ref9","article-title":"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems","author":"lee","year":"1997","journal-title":"Proc 30th Int'l Symp Microarchitecture"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1145\/1555815.1555813","article-title":"Boosting Single-Thread Performance in Multicore Systems through Fine-Grain Multithreading","author":"madriles","year":"2009","journal-title":"Proc 36th Int'l Symp Computer Architecture"},{"key":"ref21","article-title":"Analysis of Multilevel Graph Partitioning","author":"karypis","year":"1995","journal-title":"Proc ACM\/IEEE Seventh Conf Supercomputing (CDROM)"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/6489969\/06148217.pdf?arnumber=6148217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:36Z","timestamp":1638218376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6148217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":21,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2012.42","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}