{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,2]],"date-time":"2024-06-02T11:29:25Z","timestamp":1717327765923},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tc.2012.291","type":"journal-article","created":{"date-parts":[[2012,12,6]],"date-time":"2012-12-06T19:06:45Z","timestamp":1354820805000},"page":"1567-1579","source":"Crossref","is-referenced-by-count":4,"title":["Toward a Scalable Working Set Size Estimation Method and Its Application for Chip Multiprocessors"],"prefix":"10.1109","volume":"63","author":[{"given":"Aparna Mandke","family":"Dani","sequence":"first","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}]},{"given":"Bharadwaj","family":"Amrutur","sequence":"additional","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}]},{"given":"Y. N.","family":"Srikant","sequence":"additional","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253197"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"ref12","first-page":"151","article-title":"Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay","author":"yang","year":"2002","journal-title":"Proc 8th Int Symp High-Perform Comput Archit (HPCA'02)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090736"},{"key":"ref15","author":"renau","year":"2005","journal-title":"SESC Simulator"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034684"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291355"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.876763","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/PACT.2001.953288","article-title":"Adaptive mode control: A static-power-efficient cache design","author":"zhou","year":"2001","journal-title":"Proc Int Conf Parallel Archit Compil Tech (PACT’01)"},{"key":"ref30","article-title":"IATAC: A smart predictor to turn-off L2 cache lines","author":"jaume","year":"2005","journal-title":"ACM Trans Archit Code Optim"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2010.034542"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2011.67"},{"key":"ref2","year":"2014"},{"key":"ref1","year":"2014"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090694"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289923"},{"key":"ref18","year":"2012","journal-title":"Power Data Sheet"},{"key":"ref24","article-title":"Performance oriented prefetching enhancements using commit stalls","author":"manikantan","year":"2011","journal-title":"Instruction-Level Parallelism"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref26","year":"2014"},{"key":"ref25","year":"0"},{"key":"ref20","author":"muralimanohar","year":"2009","journal-title":"CACTI 6 0 A Tool to Model Large Caches"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.7.1772"},{"key":"ref22","first-page":"34","article-title":"The ALPBench benchmark suite for complex multimedia applications","author":"lap li","year":"2005","journal-title":"9th IEEE Int Symp Wearable Comput (ISWC?05)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"796","DOI":"10.1109\/ASPDAC.2006.1594783","article-title":"Finding optimal L1 cache configuration for embedded systems","author":"janapsatya","year":"2006","journal-title":"Proc 11th Asia and South Pacific Des Autom Conf (ASPDAC’06)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2012.20"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/92.920821"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898075"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542289"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.802354"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.50"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/6828816\/06375705.pdf?arnumber=6375705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,2]],"date-time":"2023-05-02T22:31:29Z","timestamp":1683066689000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6375705\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":41,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2012.291","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}