{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,26]],"date-time":"2024-04-26T05:46:25Z","timestamp":1714110385860},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/tc.2010.104","type":"journal-article","created":{"date-parts":[[2010,5,27]],"date-time":"2010-05-27T18:47:30Z","timestamp":1274986050000},"page":"1250-1263","source":"Crossref","is-referenced-by-count":29,"title":["Evaluation of Power Constant Dual-Rail Logics Countermeasures against DPA with Design Time Security Metrics"],"prefix":"10.1109","volume":"59","author":[{"given":"Sylvain","family":"Guilley","sequence":"first","affiliation":[]},{"given":"Laurent","family":"Sauvage","sequence":"additional","affiliation":[]},{"given":"Florent","family":"Flament","sequence":"additional","affiliation":[]},{"family":"Vinh-Nga Vong","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Hoogvorst","sequence":"additional","affiliation":[]},{"given":"Renaud","family":"Pacalet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"bibttc201009125040","year":"2010"},{"key":"bibttc20100912501","first-page":"388","article-title":"Differential Power Analysis: LeakingSecrets","author":"kocher","year":"1999","journal-title":"Proc Ann Int'l Conf Cryptology (CRYPTO '99)"},{"key":"bibttc20100912508","year":"2001"},{"key":"bibttc20100912509","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269113"},{"key":"bibttc20100912506","first-page":"172","article-title":"Masked Dual-Rail Pre-Charge Logic: DPA-Resistance without Routing Constraints","author":"popp","year":"2005","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"bibttc20100912507","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1007\/978-3-540-74735-2_7","article-title":"Masking and Dual Rail Logic Don't Add Up","author":"schaumont","year":"2007","journal-title":"Proc Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2000)"},{"key":"bibttc20100912504","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"bibttc201009125019","doi-asserted-by":"publisher","DOI":"10.1109\/92.736128"},{"key":"bibttc20100912505","first-page":"1","article-title":"Security Evaluation of a Secured Quasi-Delay Insensitive Library","author":"guilley","year":"2008","journal-title":"Proc Conf Design of Circuits and Integrated Systems (DCIS '08)"},{"key":"bibttc20100912502","first-page":"16","article-title":"Correlation Power Analysis with a Leakage Model","author":"brier","year":"2004","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"bibttc201009125017","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0158-2"},{"key":"bibttc20100912503","article-title":"Overview of Dual Rail with Precharge Logic Styles to Thwart Implementation-Level Attacks on Hardware Cryptoprocessors,?New Attacks and Improved Counter-Measures","author":"danger","year":"2009","journal-title":"Proc Workshop Secure Control Systems (SCS)"},{"key":"bibttc201009125018","first-page":"255","article-title":"Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style","author":"suzuki","year":"2006","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '06)"},{"key":"bibttc201009125016","doi-asserted-by":"publisher","DOI":"10.1007\/11796435_46"},{"key":"bibttc201009125015","first-page":"731","article-title":"Area and Power Efficient Synthesis of DPA-Resistant Cryptographic S-Boxes","author":"giaconia","year":"2007","journal-title":"Proc Int'l Conf VLSI Design"},{"key":"bibttc201009125014","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989019"},{"key":"bibttc201009125013","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45760-7_6"},{"key":"bibttc201009125012","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/3-540-44709-1_16","article-title":"Efficient Rijndael Encryption Implementation with Composite Field Arithmetic","author":"rudra","year":"2001","journal-title":"Proc Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2000)"},{"key":"bibttc201009125011","article-title":"Efficient Implementation of the Rijndael S-Box","author":"rijmen","year":"2000"},{"key":"bibttc201009125010","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(03)00092-9"},{"key":"bibttc201009125030","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/11894063_1","article-title":"Template Attacks in Principal Subspaces","author":"archambeau","year":"2006","journal-title":"Proc Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2000)"},{"key":"bibttc201009125035","first-page":"145","article-title":"Correlation Power Analysis of Large Word Sizes","author":"hanley","year":"2007","journal-title":"Irish Signals and Systems Conference (ISSC)"},{"key":"bibttc201009125036","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559042"},{"key":"bibttc201009125037","first-page":"208","article-title":"A Security Evaluation Methodology for Smart Cards against Electromagnetic Analysis","author":"li","year":"2005","journal-title":"Proc 39th Ann Int'l Carnahan Conf Security Technology (CCST '05)"},{"key":"bibttc201009125038","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2008.61"},{"key":"bibttc201009125031","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1007\/978-3-540-74735-2_29","article-title":"Information Theoretic Evaluation of Side-Channel Resistant Logic Styles","author":"mac\ufffd","year":"2007","journal-title":"Proc Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2000)"},{"key":"bibttc201009125028","first-page":"1","article-title":"Improving Side-Channel Attacks by Exploiting Substitution Boxes Properties","author":"guilley","year":"2007","journal-title":"Proc Int'l Workshop Boolean Functions Cryptography and Applications (BFCA)"},{"key":"bibttc201009125032","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1007\/978-3-642-04138-9_15","article-title":"A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions","author":"regazzoni","year":"2009","journal-title":"Proc Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2000)"},{"key":"bibttc201009125029","year":"2002"},{"key":"bibttc201009125033","first-page":"143","article-title":"Place and Route for Secure Standard Cell Design","author":"tiri","year":"2004","journal-title":"Proc IFIP World Congress (WCC)\/Int'l Conf Smart Card Research and Advanced Application (CARDIS)"},{"key":"bibttc201009125034","author":"peeters","year":"2006","journal-title":"\"Towards Security Limits of Embedded Hardware Devices From Practice to Theory \""},{"key":"bibttc201009125025","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1007\/1-4020-8147-2_9","article-title":"Differential Power Analysis Model and Some Results","author":"guilley","year":"2004","journal-title":"Proc Int'l Conf Smart Card Research and Advanced Application (CARDIS '04)"},{"key":"bibttc201009125024","first-page":"157","article-title":"Successfully Attacking Masked AES Hardware Implementations","author":"mangard","year":"2005","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"bibttc201009125027","first-page":"49","article-title":"On Highly Nonlinear S-Boxes and Their Inability to Thwart DPA Attacks","author":"carlet","year":"2005","journal-title":"Proc Int'l Conf Cryptology in India (INDOCRYPT '05)"},{"key":"bibttc201009125026","first-page":"424","article-title":"DPA Attacks and S-Boxes","author":"prouff","year":"2005","journal-title":"Proc Int'l Symp Foundations of Software Eng (FSE '05)"},{"key":"bibttc201009125021","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.202"},{"key":"bibttc201009125039","article-title":"Side-Channel Attack Standard Evaluation Board, SASEBO","author":"satoh","year":"2010"},{"key":"bibttc201009125020","first-page":"383","article-title":"The 'Backend Duplication' Method","author":"guilley","year":"2005","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"bibttc201009125023","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.109"},{"key":"bibttc201009125022","first-page":"251","article-title":"Electromagnetic Analysis: Concrete Results","author":"gandolfi","year":"2001","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/5522940\/05467046.pdf?arnumber=5467046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:18Z","timestamp":1638218358000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5467046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":40,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2010.104","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2010,9]]}}}