{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T16:28:18Z","timestamp":1696868898367},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/tc.2009.95","type":"journal-article","created":{"date-parts":[[2009,7,15]],"date-time":"2009-07-15T20:05:26Z","timestamp":1247688326000},"page":"1626-1639","source":"Crossref","is-referenced-by-count":11,"title":["A Complexity-Effective Out-of-Order Retirement Microarchitecture"],"prefix":"10.1109","volume":"58","author":[{"given":"S.P.","family":"Marti","sequence":"first","affiliation":[]},{"given":"J.S.","family":"Borras","sequence":"additional","affiliation":[]},{"given":"P.L.","family":"Rodriguez","sequence":"additional","affiliation":[]},{"given":"R.U.","family":"Tena","sequence":"additional","affiliation":[]},{"given":"J.D.","family":"Marin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"bibttc20091216268","article-title":"Power4 System Microarchitecture","author":"tendler","year":"2001"},{"key":"bibttc200912162613","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"bibttc20091216267","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"bibttc200912162612","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"bibttc20091216266","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291357"},{"key":"bibttc200912162611","doi-asserted-by":"publisher","DOI":"10.1109\/5.476078"},{"key":"bibttc20091216265","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"bibttc200912162610","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"bibttc20091216264","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2003.1253246","article-title":"Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors","author":"akkary","year":"2003","journal-title":"Proc 36th Int'l Symp Microarchitecture"},{"key":"bibttc200912162617","first-page":"67","article-title":"Lamport Clocks: Verifying a Directory Cache-Coherency Protocol","author":"plakal","year":"1998","journal-title":"Proc 10th ACM Ann Symp Parallel Algorithms and Architectures (SPAA '98)"},{"key":"bibttc200912162616","article-title":"Lamport Clocks: Reasoning about Shared Memory Correctness","author":"sorin","year":"1998"},{"key":"bibttc20091216263","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"key":"bibttc200912162615","first-page":"41","article-title":"Two Techniques to Enhance the Performance of Memory Consistency Modelsgigaplane: A High Performance Bus for Large Smps","author":"gharachorloo","year":"1996","journal-title":"Proc 10th Symp High Performance Interconnects"},{"key":"bibttc20091216262","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"bibttc20091216269","article-title":"The Microarchitecture of the Pentium 4 Processor","volume":"5","author":"hinton","year":"2001","journal-title":"Intel Technology J"},{"key":"bibttc200912162614","author":"shen","year":"2005","journal-title":"Modern Processor Design"},{"key":"bibttc20091216261","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1145\/327070.327125","article-title":"Implementation of Precise Interrupts in Pipelined Processors","author":"smith","year":"1985","journal-title":"Proc 20th Ann Int l Symp Computer Architecture"},{"key":"bibttc200912162620","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"bibttc200912162626","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003589"},{"key":"bibttc200912162625","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"bibttc200912162628","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253245"},{"key":"bibttc200912162627","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"bibttc200912162622","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"bibttc200912162621","year":"2006","journal-title":"GCC Online Documentation"},{"key":"bibttc200912162624","doi-asserted-by":"publisher","DOI":"10.1109\/PERSER.2005.1506430"},{"key":"bibttc200912162623","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.15"},{"key":"bibttc200912162618","first-page":"355","article-title":"Two Techniques to Enhance the Performance of Memory Consistency Models","author":"gharachorloo","year":"1991","journal-title":"Proc Int'l Conf Parallel Processing"},{"key":"bibttc200912162619","year":"2009"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/5296580\/05161254.pdf?arnumber=5161254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:18Z","timestamp":1638218358000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5161254\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":28,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2009.95","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}