{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:34:17Z","timestamp":1725626057637},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T00:00:00Z","timestamp":1662336000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T00:00:00Z","timestamp":1662336000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,5]]},"DOI":"10.1109\/socc56010.2022.9908116","type":"proceedings-article","created":{"date-parts":[[2022,10,10]],"date-time":"2022-10-10T16:23:18Z","timestamp":1665418998000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Zero-Aware Fine-Grained Power Gating for Standard-Cell Memories in Voltage-Scaled Circuits"],"prefix":"10.1109","author":[{"given":"Jun","family":"Shiomi","sequence":"first","affiliation":[{"name":"Osaka University,Suita,Japan"}]},{"given":"Shogo","family":"Terada","sequence":"additional","affiliation":[{"name":"Kyoto University,Kyoto,Japan"}]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[{"name":"Nagoya University,Nagoya,Japan"}]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[{"name":"Kyoto University,Kyoto,Japan"}]}],"member":"263","reference":[{"key":"ref10","first-page":"243","article-title":"A 35 fJ\/bit-access Sub-VT Memory Using a Dual-Bit Area-Optimized Standard-cell in 65 nm CMOS","author":"andersson","year":"2014","journal-title":"European Solid State Circuits Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E100.A.2785"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380809"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.63"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.07.001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2890498"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548579"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176932"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116212"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"journal-title":"ICML","article-title":"Analytical guarantees on numerical precision of deep neural networks","year":"2017","author":"sakr","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313874"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2835809"}],"event":{"name":"2022 IEEE 35th International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2022,9,5]]},"location":"Belfast, United Kingdom","end":{"date-parts":[[2022,9,8]]}},"container-title":["2022 IEEE 35th International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9907764\/9908069\/09908116.pdf?arnumber=9908116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,30]],"date-time":"2023-01-30T15:02:23Z","timestamp":1675090943000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9908116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/socc56010.2022.9908116","relation":{},"subject":[],"published":{"date-parts":[[2022,9,5]]}}}