{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:23:27Z","timestamp":1730298207077,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/socc.2018.8618503","type":"proceedings-article","created":{"date-parts":[[2019,1,22]],"date-time":"2019-01-22T07:02:38Z","timestamp":1548140558000},"page":"112-117","source":"Crossref","is-referenced-by-count":0,"title":["Performance Modeling of VIA-Switch FPGA for Device-Circuit-Architecture Co-Optimization"],"prefix":"10.1109","author":[{"given":"Tatsuhiro","family":"Higuchi","sequence":"first","affiliation":[{"name":"Kyoto University, Graduate School of Informatics, Yoshida-honmachi, Sakyo-ku, Kyoto, 606-8501, JAPAN"}]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[{"name":"Kyoto University, Graduate School of Informatics, Yoshida-honmachi, Sakyo-ku, Kyoto, 606-8501, JAPAN"}]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[{"name":"Kyoto University, Graduate School of Informatics, Yoshida-honmachi, Sakyo-ku, Kyoto, 606-8501, JAPAN"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2812914"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577337"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1109\/66.827350","article-title":"modeling of interconnect capacitance, delay, and crosstalk in vlsi","volume":"13","author":"wong","year":"2000","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2.5.1","DOI":"10.1109\/IEDM.2015.7409614","article-title":"A novel two-varistors (a-Si\/SiN\/a-Si) selected complementary atom switch (2V-lCAS) for nonvolatile crossbar switch with multiple fanouts","author":"banno","year":"2015","journal-title":"IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"}],"event":{"name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2018,9,4]]},"location":"Arlington, VA, USA","end":{"date-parts":[[2018,9,7]]}},"container-title":["2018 31st IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8600278\/8618478\/08618503.pdf?arnumber=8618503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:29:43Z","timestamp":1714760983000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618503\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/socc.2018.8618503","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}