{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:12:10Z","timestamp":1725667930197},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,3]]},"DOI":"10.1109\/smacd58065.2023.10192186","type":"proceedings-article","created":{"date-parts":[[2023,7,31]],"date-time":"2023-07-31T17:26:39Z","timestamp":1690824399000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An Automated Framework for Switched-Capacitor Power Amplifier Implementation Verified in 65 nm CMOS"],"prefix":"10.1109","author":[{"given":"Li-Yu","family":"Chen","sequence":"first","affiliation":[{"name":"University of Michigan,Electrical and Computer Engineering,Ann Arbor,MI,USA"}]},{"given":"David D.","family":"Wentzloff","sequence":"additional","affiliation":[{"name":"University of Michigan,Electrical and Computer Engineering,Ann Arbor,MI,USA"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/LSSC.2022.3188925"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VLSI-SOC46417.2020.9344104"},{"key":"ref12","first-page":"1","article-title":"Generators, Templates, and Code Generation for Flexible Automation of Array-Style Layouts","author":"prautsch","year":"2021","journal-title":"SMACD \/ PRIME 2021 International Conference on SMACD and 16th Conference on PRIME dummydata"},{"key":"ref9","first-page":"1","article-title":"Late Breaking Results: Analog Circuit Generator based on Deep Neural Network enhanced Combinatorial optimization","author":"hakhamaneshi","year":"2019","journal-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ICCAD51958.2021.9643494"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/DAC18074.2021.9586318"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISCAS46773.2023.10181884"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCAD.2012.2226457"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/SMACD55068.2022.9816280"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2011.2163469"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/RFIC54546.2022.9863190"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/5.899053"}],"event":{"name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2023,7,3]]},"location":"Funchal, Portugal","end":{"date-parts":[[2023,7,5]]}},"container-title":["2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10192100\/10192102\/10192186.pdf?arnumber=10192186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,21]],"date-time":"2023-08-21T17:41:34Z","timestamp":1692639694000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10192186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/smacd58065.2023.10192186","relation":{},"subject":[],"published":{"date-parts":[[2023,7,3]]}}}