{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:39:23Z","timestamp":1725745163732},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/smacd55068.2022.9816309","type":"proceedings-article","created":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:02:28Z","timestamp":1657569748000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Real Number Modeling of a SAR ADC behavior using SystemVerilog"],"prefix":"10.1109","author":[{"given":"Christos","family":"Sapsanis","sequence":"first","affiliation":[{"name":"Johns Hopkins University,Department of Electrical and Computer Engineering"}]},{"given":"Martin","family":"Villemur","sequence":"additional","affiliation":[{"name":"Johns Hopkins University,Department of Electrical and Computer Engineering"}]},{"given":"Andreas G.","family":"Andreou","sequence":"additional","affiliation":[{"name":"Johns Hopkins University,Department of Electrical and Computer Engineering"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2013.6524952"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2013.6662227"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2873387"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2361718"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937697"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332265"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PACET.2017.8259969"},{"key":"ref9","article-title":"Reinventing phonocardiography: An interdisciplinary approach","author":"sapsanis","year":"2022","journal-title":"Ph D Dissertation"},{"key":"ref1","article-title":"Solutions for mixed-signal soc verification using real number models","author":"balasubramanian","year":"2013","journal-title":"Technical Report of Cadence"}],"event":{"name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","start":{"date-parts":[[2022,6,12]]},"location":"Villasimius, Italy","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9816063\/9816175\/09816309.pdf?arnumber=9816309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T20:02:41Z","timestamp":1659988961000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9816309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/smacd55068.2022.9816309","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}