{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T05:41:27Z","timestamp":1744263687185,"version":"3.37.3"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/sc41405.2020.00092","type":"proceedings-article","created":{"date-parts":[[2021,2,23]],"date-time":"2021-02-23T01:26:48Z","timestamp":1614043608000},"page":"1-15","source":"Crossref","is-referenced-by-count":21,"title":["GPU-Trident: Efficient Modeling of Error Propagation in GPU Programs"],"prefix":"10.1109","author":[{"given":"Abdul Rehman","family":"Anwer","sequence":"first","affiliation":[]},{"given":"Guanpeng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Karthik","family":"Pattabiraman","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Sullivan","sequence":"additional","affiliation":[]},{"given":"Timothy","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Siva Kumar Sastry","family":"Hari","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","article-title":"Eliminating microarchitectural dependency from architectural vulnerability","author":"sridharan","year":"0","journal-title":"11th International Symposium on High-Performance Computer Architecture"},{"key":"ref32","first-page":"11","article-title":"Addressing failures in exascale computing","volume":"4","author":"snir","year":"2012","journal-title":"Institute for Computing in Science (ICiS) More infor"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2017.30"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630114"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.36"},{"key":"ref36","article-title":"G-seap: Analyzing and characterizing soft-error aware approximation in gpgpus","author":"gao","year":"2020","journal-title":"Future Generation Computer Systems"},{"key":"ref35","first-page":"226","article-title":"Analyzing soft-error vulnerability on gpgpu micro architecture","author":"tan","year":"2011","journal-title":"IEEE International Symposium on Workload Characterization (IISWC) 2011 IEEE International Symposium on"},{"key":"ref34","first-page":"1","article-title":"The probable error of a mean","year":"1908","journal-title":"Biometrika"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975296"},{"key":"ref12","first-page":"123","article-title":"Relyzer: Exploiting application-level fault equivalence to analyze application resiliency to transient faults","author":"sastry hari","year":"2012","journal-title":"Architectural Support for Programming Languages and Operating Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665685"},{"key":"ref14","article-title":"Unified memory for CUDA beginners","author":"harris","year":"2016","journal-title":"NVIDIA Blog"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00072"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3382132"},{"journal-title":"Lulesh programming model and performance ports overview","year":"2016","author":"karlin","key":"ref17"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1145\/2854038.2854059","article-title":"IPAS: Intelligent Protection Against Silent Output Corruption in Scientific Applications","author":"ignacio laguna","year":"2016","journal-title":"IEEE\/ACM International Symposium on Code Generation and Optimization (CGO) ACM"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1109\/CGO.2004.1281665","article-title":"LLVM: A compilation framework for lifelong program analysis & transformation","author":"lattner","year":"2004","journal-title":"International Symposium on Code Generation and Optimization"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/24.994926"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00048"},{"journal-title":"NVCC","year":"0","key":"ref27"},{"journal-title":"Parallel circuit solver","year":"2016","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSRE.2019.00024"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630119"},{"journal-title":"Benchmarks for CPU GPU Memory Disk Performance","year":"2020","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2019.00096"},{"journal-title":"A program of blurring picture by multi-threads in CUDA","year":"2020","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00070"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00016"},{"journal-title":"Enabling on-the-fly manipulations with llvm ir code of cuda sources","year":"2018","author":"mikushin","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1112\/plms\/s1-28.1.486"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00066"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493088"}],"event":{"name":"SC20: International Conference for High Performance Computing, Networking, Storage and Analysis","start":{"date-parts":[[2020,11,9]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2020,11,19]]}},"container-title":["SC20: International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9355221\/9355202\/09355257.pdf?arnumber=9355257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:56:25Z","timestamp":1656453385000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9355257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/sc41405.2020.00092","relation":{},"subject":[],"published":{"date-parts":[[2020,11]]}}}