{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:34:31Z","timestamp":1729647271891,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/sbac-pad.2007.17","type":"proceedings-article","created":{"date-parts":[[2008,4,28]],"date-time":"2008-04-28T16:58:30Z","timestamp":1209401910000},"page":"62-68","source":"Crossref","is-referenced-by-count":112,"title":["Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors"],"prefix":"10.1109","author":[{"given":"Rafael","family":"Ubal","sequence":"first","affiliation":[]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Lopez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Effects of Pipeline Complexity on SMT\/CMP Power-Performance Efficiency","author":"lee","year":"2005","journal-title":"Workshop on Complexity Effective Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref12","article-title":"GEMS: Multifacet's General Execution-driven Multiprocessor Simulator","author":"marty","year":"2006","journal-title":"International Symposium on Computer Architecture"},{"key":"ref13","first-page":"36","article-title":"Network-Oriented Full-System Simulation Using M5","author":"binkert","year":"2003","journal-title":"Workshop Computer Architecture Evaluation Using Commercial Workloads"},{"year":"0","key":"ref14","article-title":"R. Ubal Homepage — Tools — Multi2Sim"},{"year":"2001","key":"ref15","article-title":"MIPS32™ Architecture For Programmers, volume I: Introduction to the MIPS32™ Architecture"},{"journal-title":"MIPS32™ Architecture for Programmers Volume II The MIPS32™ Instruction Set","year":"2001","key":"ref16"},{"journal-title":"Programming with POSIX¯ Threads","year":"1997","author":"butenhof","key":"ref17"},{"key":"ref18","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"article-title":"Modern Processor Design: Fundamentals of Superscalar Processors","year":"2004","author":"shen","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48311-X_101"},{"key":"ref3","article-title":"HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects","author":"zhang","year":"2003","journal-title":"Technical Report CS-2003-05"},{"key":"ref6","article-title":"Simulation and Modeling of a Simultaneous Multithreading Processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"ref5","article-title":"M-Sim: A Flexible, Multithreaded Architectural Simulation Environment","author":"sharkey","year":"2005","journal-title":"Technical Report CS-TR-05-DP01"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"ref7","first-page":"451","article-title":"Validation of Turandot, a Fast Processor Model for Microarchitecture Exploration","author":"moudgill","year":"1999","journal-title":"IEEE International Performance Computing and Communications Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"journal-title":"AMD Athlon™ 4×2 Dual-Core Processor Product Data Sheet","year":"2006","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1147\/rd.475.0653","article-title":"Microarchitecture-Level Power-Performance Analysis: The PowerTimer Approach","volume":"47","author":"brooks","year":"2003","journal-title":"IBM J Research and Development"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/17356.17404","article-title":"A Class of Compatible Cache Consistency Protocols and Their Support by the IEEE Futurebus","author":"sweazey","year":"1986","journal-title":"13th Int'l Symp Computer Architecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"}],"event":{"name":"19th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'07)","start":{"date-parts":[[2007,10,24]]},"location":"Gramado, Rio Grande do Sul, Brazil","end":{"date-parts":[[2007,10,27]]}},"container-title":["19th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'07)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4384024\/4384025\/04384043.pdf?arnumber=4384043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T07:30:07Z","timestamp":1497771007000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4384043\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/sbac-pad.2007.17","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}