{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:31:34Z","timestamp":1729668694650,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/sbac-pad.2006.8","type":"proceedings-article","created":{"date-parts":[[2006,12,20]],"date-time":"2006-12-20T16:21:00Z","timestamp":1166631660000},"page":"133-140","source":"Crossref","is-referenced-by-count":1,"title":["Applying the zeros switch-off technique to reduce static energy in data caches"],"prefix":"10.1109","author":[{"given":"R.","family":"Ubal","sequence":"first","affiliation":[]},{"given":"J.","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"S.","family":"Petit","sequence":"additional","affiliation":[]},{"given":"P.","family":"Lopez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"Energy efficient, frequent value data cache design","author":"yang","year":"2002","journal-title":"Proc 35th Int Symp Microarchitecture"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"11","article-title":"Power optimization within nanometer designs","author":"rittman","year":"2005","journal-title":"System Design Frontier Shanghai Hometown Microsystems Inc"},{"key":"12","article-title":"Dynamic zero compression for cache energy reduction","author":"villa","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"3","article-title":"Low-leakage asymmetric-cell sram","volume":"11","author":"azizi","year":"2004","journal-title":"IEEE Transactions on very large scale integration Systems"},{"year":"0","key":"2"},{"journal-title":"Intel Pentium D 920 and Pentium D 930 Processors","year":"0","key":"1"},{"key":"10","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.64"},{"key":"5","article-title":"Very low power pipelines using significance compression","author":"canal","year":"2000","journal-title":"IEEE\/ACM International Symposium on Microarchitecture (MICRO-33)"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310784"}],"event":{"name":"2006 18th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'06)","start":{"date-parts":[[2006,10,17]]},"location":"Ouro Preto, Brazil","end":{"date-parts":[[2006,10,17]]}},"container-title":["2006 18th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'06)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4032399\/4032400\/04032425.pdf?arnumber=4032425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T08:26:35Z","timestamp":1497687995000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4032425\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/sbac-pad.2006.8","relation":{},"ISSN":["1550-6533"],"issn-type":[{"type":"print","value":"1550-6533"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}