{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:24:28Z","timestamp":1730294668321,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/sbac-pad.2004.6","type":"proceedings-article","created":{"date-parts":[[2004,12,23]],"date-time":"2004-12-23T04:34:17Z","timestamp":1103776457000},"page":"32-39","source":"Crossref","is-referenced-by-count":0,"title":["A Study of Errant Pipeline Flushes Caused by Value Misspeculation"],"prefix":"10.1109","author":[{"given":"D.","family":"Balkan","sequence":"first","affiliation":[]},{"given":"J.","family":"Kalamatianos","sequence":"additional","affiliation":[]},{"given":"D.","family":"Kaeli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","article-title":"A study of value speculative execution and misspcculation recovery in superscalar microprocessors","author":"zhou","year":"2001","journal-title":"Technical Report"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/MICRO.1998.742782"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/MICRO.1997.645819"},{"key":"13","article-title":"Cacti 3.0: An integrated cache timing, power, and area model","volume":"trece 97 8","author":"shivakumar","year":"1997","journal-title":"Technical Report"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1145\/285930.285980"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/MICRO.1997.645815"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/605397.605403"},{"key":"3","article-title":"A comparative survey of load speculation architectures","volume":"1","author":"calder","year":"2000","journal-title":"Journal of Instruction-Level Parallelism"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/TC.2002.1017696"},{"key":"1","article-title":"Value prediction design for high-frequency microprocessors","volume":"tr 20508 1","author":"bhargava","year":"2002","journal-title":"Technical Report"},{"key":"10","article-title":"Implementations of context-based value predictors","author":"sazeides","year":"2001","journal-title":"Technical Report"},{"key":"7","first-page":"145","article-title":"On some implementation issues for value prediction on wide-issue ILP processors","author":"lee","year":"2000","journal-title":"International Conference on Parallel Architectures and Compilation Techniques"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ISPASS.2001.990668"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISCA.1991.1021597"},{"year":"1996","author":"gabbay","journal-title":"Speculative execution based on value prediction","key":"4"},{"key":"9","article-title":"Combining branch predictors","author":"mcfarling","year":"1993","journal-title":"Technical Report"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/237090.237173"}],"event":{"name":"16th Symposium on Computer Architecture and High Performance Computing","location":"Foz do Iguacu, Brazil"},"container-title":["16th Symposium on Computer Architecture and High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9420\/29896\/01364734.pdf?arnumber=1364734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T00:17:46Z","timestamp":1489450666000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1364734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/sbac-pad.2004.6","relation":{},"subject":[]}}