{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:09:04Z","timestamp":1730293744321,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/rtas48715.2020.00-15","type":"proceedings-article","created":{"date-parts":[[2020,6,10]],"date-time":"2020-06-10T21:15:17Z","timestamp":1591823717000},"page":"82-94","source":"Crossref","is-referenced-by-count":11,"title":["DRAMbulism: Balancing Performance and Predictability through Dynamic Pipelining"],"prefix":"10.1109","author":[{"given":"Reza","family":"Mirosanlou","sequence":"first","affiliation":[]},{"given":"Mohamed","family":"Hassan","sequence":"additional","affiliation":[]},{"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"Designing mixed criticality applications on modern heterogeneous mpsoc platforms","author":"gracioli","year":"2019","journal-title":"31st Euromicro Conference on RealTime Systems (ECRTS 2019) Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.24"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857379"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref14","article-title":"PMC: A requirement-aware DRAM controller for multi-core mixed criticality systems","author":"hassan","year":"2016","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108454"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.23"},{"key":"ref17","first-page":"86","article-title":"MEDUSA: a predictable and high-performance DRAM controller for multicore based embedded systems","author":"valsan","year":"2015","journal-title":"CyberPhysical Systems Networks and Applications (CPSNA)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2016.8"},{"key":"ref28","first-page":"37","article-title":"Characterization of the eembc benchmark suite","volume":"32","author":"poovey","year":"2007","journal-title":"North Carolina State University"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3158208"},{"article-title":"Macsim: Simulator for heterogeneous architecture.(2012)","year":"2012","author":"kim","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00059"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.12"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.13"},{"key":"ref7","article-title":"ROC: A rank-switching, open-row DRAM controller for time-predictable systems","author":"krishnapillai","year":"2014","journal-title":"Euromicro Conference on Real-Time Systems (ECRTS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461327"},{"journal-title":"JEDEC JESD79-3E","year":"2007","author":"standard","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.13"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.13"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.80"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref24","article-title":"Accurate analysis of memory latencies for wcet estimation","author":"bourgade","year":"2008","journal-title":"Proceedings of International Conference on Real-Time and Network Systems (RTNS)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"journal-title":"Macsim Simulator","year":"0","key":"ref26"},{"article-title":"Appendix to drambulism: Balancing performance and predictability through dynamic pipelining","year":"2020","author":"mirosanlou","key":"ref25"}],"event":{"name":"2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2020,4,21]]},"location":"Sydney, NSW, Australia","end":{"date-parts":[[2020,4,24]]}},"container-title":["2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9108343\/9113088\/09113103.pdf?arnumber=9113103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:50:20Z","timestamp":1656453020000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9113103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/rtas48715.2020.00-15","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}