{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:43:25Z","timestamp":1729640605081,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/rsp.2013.6683956","type":"proceedings-article","created":{"date-parts":[[2014,1,3]],"date-time":"2014-01-03T17:52:49Z","timestamp":1388771569000},"page":"37-43","source":"Crossref","is-referenced-by-count":4,"title":["BaBaNoC: An asynchronous network-on-chip described in Balsa"],"prefix":"10.1109","author":[{"given":"Matheus T.","family":"Moreira","sequence":"first","affiliation":[]},{"given":"Felipe G.","family":"Magalhaes","sequence":"additional","affiliation":[]},{"given":"Matheus","family":"Gibiluka","sequence":"additional","affiliation":[]},{"given":"Fabiano P.","family":"Hessel","sequence":"additional","affiliation":[]},{"given":"Ney L. V.","family":"Calazans","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"493","DOI":"10.1109\/SOCC.2010.5784676","article-title":"Hermes-AA: A 65nm asynchronous NoC router with adaptive routing","author":"pontes","year":"2010","journal-title":"IEEE International SOC Conference (SOCC'10)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.13"},{"key":"14","first-page":"150","article-title":"Hermes-A-an asynchronous noc router with distributed routing","volume":"6448","author":"pontes","year":"2010","journal-title":"International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS'10) LNCS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.167"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.03.001"},{"key":"3","first-page":"15","article-title":"Survey of network on chip (noc) architectures &contributions","volume":"3","author":"agarwal","year":"2009","journal-title":"Journal of Engineering Computing &Architecture"},{"key":"2","first-page":"134","author":"chapiro","year":"1984","journal-title":"Globally asynchronous locally synchronous systems"},{"journal-title":"Design Section","year":"2009","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"4","first-page":"157","author":"edwards","year":"2006","journal-title":"Balsa A Tutorial Guide Version 3 5 APT Group"},{"key":"9","first-page":"59","article-title":"Formal program transformations for VLSI circuit synthesis","author":"martin","year":"1989","journal-title":"Formal Development of Programs and Proofs"},{"key":"8","first-page":"132","article-title":"Delay-insensitive, point-to-point interconnect using m-of-n codes","author":"bainbridge","year":"2003","journal-title":"ASYNC03"}],"event":{"name":"2013 International Symposium on Rapid System Prototyping (RSP)","start":{"date-parts":[[2013,10,3]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Symposium on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6676470\/6683946\/06683956.pdf?arnumber=6683956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T05:13:34Z","timestamp":1498108414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6683956\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/rsp.2013.6683956","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}