{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:26:46Z","timestamp":1730287606806,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/patmos.2019.8862170","type":"proceedings-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T19:12:11Z","timestamp":1570734731000},"page":"41-48","source":"Crossref","is-referenced-by-count":14,"title":["RISC-V Extensions for Bit Manipulation Instructions"],"prefix":"10.1109","author":[{"given":"Bastian","family":"Koppelmann","sequence":"first","affiliation":[]},{"given":"Peer","family":"Adelt","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Mueller","sequence":"additional","affiliation":[]},{"given":"Christoph","family":"Scheytt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.57041"},{"article-title":"Advanced bit manipulation instructions: Architecture, implementation and applications","year":"2008","author":"hilewitz","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.33"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0212-8"},{"journal-title":"ARM Architecture Reference Manual","year":"2017","key":"ref15"},{"article-title":"A computer oriented geodetic data base and a new technique in file sequencing","year":"1966","author":"morton","key":"ref16"},{"key":"ref17","article-title":"Pulpino: A small single-core risc-v soc","author":"traber","year":"2016","journal-title":"RisC- V Workshop"},{"article-title":"The risc-v instruction set manual, volume i: Base user-level isa","year":"2011","author":"waterman","key":"ref18"},{"article-title":"Reference hardware implementations of bit extract\/deposit instructions","year":"0","author":"wolf","key":"ref19"},{"article-title":"The renewed case for the reduced instruction set computer: Avoiding isa bloat with macro-op fusion for risc-v","year":"2016","author":"celio","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"year":"2000","key":"ref6","article-title":"Design Compiler"},{"article-title":"Candidate instructions for b extension (bit manipulation)","year":"0","author":"clark","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000458"},{"volume":"2","journal-title":"Intel 64 and IA-32 Architectures Software Developers Manual","year":"2016","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11212-1_2"},{"article-title":"The rocket chip generator","year":"2016","author":"asanovic","key":"ref1"},{"key":"ref9","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Workload Characterization 2001 WWC-4 2001 IEEE International Workshop on"},{"article-title":"RISC-V XBitmanip Extension","year":"0","author":"wolf","key":"ref20"},{"key":"ref21","article-title":"Yosys-a free verilog synthesis suite","author":"wolf","year":"2013","journal-title":"Proc Austrian Workshop on Microelectronics (Austrochip)"}],"event":{"name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2019,7,1]]},"location":"Rhodes, Greece","end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8854775\/8862002\/08862170.pdf?arnumber=8862170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:53:21Z","timestamp":1658080401000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8862170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/patmos.2019.8862170","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}