{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:18:44Z","timestamp":1725722324132},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/patmos.2019.8862056","type":"proceedings-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T23:12:11Z","timestamp":1570749131000},"page":"17-22","source":"Crossref","is-referenced-by-count":5,"title":["Multi-Armed Bandits for Autonomous Timing-driven Design Optimization"],"prefix":"10.1109","author":[{"given":"Apostolos","family":"Stefanidis","sequence":"first","affiliation":[]},{"given":"Dimitrios","family":"Mangiras","sequence":"additional","affiliation":[]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077642"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"ref12","first-page":"450","article-title":"Highperformance gate sizing with a signoff timer","author":"kahng","year":"2013","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305847"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196279"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372601"},{"journal-title":"Static Timing Analysis for Nanometer Designs A Practical Approach","year":"2009","author":"bhasker","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.736136"},{"key":"ref18","article-title":"On timing closure: Buffer insertion for hold-violation removal","author":"wong","year":"2014","journal-title":"Design Automation Conference (DAC)"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"ivan sutherland","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628092"},{"journal-title":"Bandit Algorithms","year":"2018","author":"lattimore","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013689704352"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021747"},{"year":"2019","key":"ref8","article-title":"Tau 2019 contest – design optimization"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"journal-title":"Bandit algorithms for website optimization","year":"2012","author":"white","key":"ref2"},{"key":"ref1","article-title":"Timing closure in deep submicron designs","author":"macdonald","year":"2010","journal-title":"Design Automation Conference (DAC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038249"},{"key":"ref22","article-title":"Efficient reinforcement learning for automating human decision-making in soc design","author":"sadasivam","year":"2018","journal-title":"Design Automation Conference (DAC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"}],"event":{"name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2019,7,1]]},"location":"Rhodes, Greece","end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8854775\/8862002\/08862056.pdf?arnumber=8862056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:55:36Z","timestamp":1658094936000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8862056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/patmos.2019.8862056","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}