{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:30:26Z","timestamp":1725593426897},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/patmos.2019.8862049","type":"proceedings-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T23:12:11Z","timestamp":1570749131000},"page":"57-62","source":"Crossref","is-referenced-by-count":0,"title":["Temperature-aware writing architecture for multilevel memristive cells"],"prefix":"10.1109","author":[{"given":"Amadeo","family":"de Gracia Herranz","sequence":"first","affiliation":[]},{"given":"Marisa","family":"Lopez-Vallejo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2218607"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2016.2594798"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2008.2007692"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.12.013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0006-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2017.11.007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-17785-1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2634083"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECE.2018.8636774"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04484-2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"article-title":"RRAM veriloga model, arizona state university","year":"2016","author":"chen","key":"ref9"}],"event":{"name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2019,7,1]]},"location":"Rhodes, Greece","end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8854775\/8862002\/08862049.pdf?arnumber=8862049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:55:36Z","timestamp":1658094936000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8862049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/patmos.2019.8862049","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}