{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:32:39Z","timestamp":1729632759450,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/pact.2011.72","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:28:47Z","timestamp":1325878127000},"page":"413-423","source":"Crossref","is-referenced-by-count":8,"title":["Speculative Parallelization in Decoupled Look-ahead"],"prefix":"10.1109","author":[{"given":"Alok","family":"Garg","sequence":"first","affiliation":[]},{"given":"Raj","family":"Parihar","sequence":"additional","affiliation":[]},{"given":"Michael C.","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.23"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288164"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253243"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/1111583.1111591"},{"key":"18","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1109\/PACT.2005.18","article-title":"Dual-core execution: Building a highly scalable single-thread instruction window","volume":"2005","author":"zhou","year":"2005","journal-title":"Proceedings International Conference on Parallel Architectures and Compilation Techniques PACT-02"},{"journal-title":"Alpha 21264\/EV6 Microprocessor Hardware Reference Manual","year":"2000","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377856"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"16","first-page":"269","article-title":"A study of slipstream processors","author":"purser","year":"2000","journal-title":"Proc Int'l Symp on Microarch"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903250"},{"key":"37","article-title":"Memory behavior of the SPEC2000 benchmark suite","author":"sair","year":"2000","journal-title":"IBM TJ Watson Research Center Technical Report"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379251"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771800"},{"key":"20","first-page":"213","article-title":"Paceline: Improving single- thread performance in nanoscale CMPs through core overclocking","author":"greskamp","year":"2007","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"22","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176241"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854373"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.31"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542333"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765950"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555814"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.11"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.3"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.49"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650559"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742769"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"}],"event":{"name":"2011 International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2011,10,10]]},"location":"Galveston, TX, USA","end":{"date-parts":[[2011,10,14]]}},"container-title":["2011 International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6112806\/6113772\/06113849.pdf?arnumber=6113849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,13]],"date-time":"2023-06-13T08:57:36Z","timestamp":1686646656000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6113849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/pact.2011.72","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}