{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:33:02Z","timestamp":1729665182727,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/pact.2011.69","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:28:47Z","timestamp":1325878127000},"page":"383-392","source":"Crossref","is-referenced-by-count":5,"title":["Modeling and Performance Evaluation of TSO-Preserving Binary Optimization"],"prefix":"10.1109","author":[{"given":"Cheng","family":"Wang","sequence":"first","affiliation":[]},{"given":"Youfeng","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"17","article-title":"Transmeta gets more efficeon","volume":"17","author":"krewell","year":"2003","journal-title":"Microprocessor Report"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"15","article-title":"Tsotool: A program for verifying memory systems using the memory consistency model","author":"hangal","year":"2004","journal-title":"ISCA"},{"key":"16","article-title":"An approach for implementing efficient superscalar CISC processors","author":"hu","year":"2006","journal-title":"ISCA"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264126"},{"key":"14","article-title":"Precise exception semantics in dynamic compilation","author":"gschwind","year":"2002","journal-title":"CC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993522"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.25"},{"key":"20","article-title":"The Java memory model","author":"manson","year":"2005","journal-title":"POPL"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.29"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250684"},{"key":"24","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-03359-9_27","article-title":"A better X86 memory model: X86-TSO","author":"owens","year":"2009","journal-title":"Theorem Proving in Higher Order Logics"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/12.931895"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898080"},{"key":"27","article-title":"Power awareness through selective dynamically optimized frames","author":"rosner","year":"2004","journal-title":"ISCA"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1134760.1220166"},{"key":"29","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-74309-5_3","article-title":"StarDBT: An efficient multi-platform dynamic binary translation system","author":"wang","year":"2007","journal-title":"Asia-Pacific Computer Systems Architecture Conference"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/73560.73561"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669131"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_7"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1145\/1229428.1229471","article-title":"May- happen-in-parallel analysis of X10 programs","author":"agarwal","year":"2007","journal-title":"PPoPP"},{"journal-title":"SPARC Architecture Manual (Version 9)","year":"1994","author":"weaver","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253195"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"journal-title":"Intel\ufffd 64 and IA-32 Architectures Software Developer's Manual Volume 3A","year":"0","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.26"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191551"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772959"}],"event":{"name":"2011 International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2011,10,10]]},"location":"Galveston, TX, USA","end":{"date-parts":[[2011,10,14]]}},"container-title":["2011 International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6112806\/6113772\/06113846.pdf?arnumber=6113846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T12:22:43Z","timestamp":1497961363000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6113846\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/pact.2011.69","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}