{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:34:02Z","timestamp":1729647242914,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/pact.2011.58","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:28:47Z","timestamp":1325878127000},"page":"264-275","source":"Crossref","is-referenced-by-count":28,"title":["Coherent Profiles: Enabling Efficient Reuse Distance Analysis of Multicore Scaling for Loop-based Parallel Programs"],"prefix":"10.1109","author":[{"given":"Meng-Ju","family":"Wu","sequence":"first","affiliation":[]},{"given":"Donald","family":"Yeung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1127577.1127586"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854286"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-11970-5_15","article-title":"Is reuse distance applicable to data locality analysis on chip multiprocessors?","author":"jiang","year":"2010","journal-title":"Proceeding of Compiler Construction"},{"key":"14","article-title":"Multicore-aware reuse distance analysis","author":"schuff","year":"2009","journal-title":"Technical Report TR-ECE-09-08 Purdue University"},{"key":"11","article-title":"Teraflop prototype processor with 80 cores","author":"hoskote","year":"2007","journal-title":"Proceedings of the Symposium on High Performance Chips"},{"key":"12","article-title":"A composable model for analyzing locality of multi-threaded programs","author":"ding","year":"2009","journal-title":"Technical Report MSR-TR-2009-107 Microsoft Research"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302743"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"25","article-title":"Evaluating a model for cache conflict miss prediction","author":"qasem","year":"2005","journal-title":"Technical Report CS-TR05-457 Rice University"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620793"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377797"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1552309.1552310"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105739","article-title":"Exploring the cache design space for large scale CMPs","volume":"33","author":"hsu","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.42"},{"key":"10","article-title":"Tile processor: Embedded multicore for networking and multimedia","author":"agarwal","year":"2007","journal-title":"Proceedings of the Symposium on High Performance Chips"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238004"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"7","article-title":"Power-performance implications of thread-level parallelism on chip multiprocessors","author":"li","year":"2005","journal-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598109"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"4","article-title":"Exploring the design space of future CMPs","volume":"2001","author":"huh","year":"0","journal-title":"Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques"},{"key":"9","article-title":"Performance, area and bandwidth implications on large-scale CMP cache design","author":"zhao","year":"2007","journal-title":"Proceedings of the Workshop on Chip Multiprocessor Memory Systems and Interconnect"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"}],"event":{"name":"2011 International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2011,10,10]]},"location":"Galveston, TX, USA","end":{"date-parts":[[2011,10,14]]}},"container-title":["2011 International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6112806\/6113772\/06113835.pdf?arnumber=6113835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,13]],"date-time":"2023-06-13T08:57:18Z","timestamp":1686646638000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6113835\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/pact.2011.58","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}