{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:39:38Z","timestamp":1729633178811,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/pact.2011.55","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T14:28:47Z","timestamp":1325860127000},"page":"232-242","source":"Crossref","is-referenced-by-count":9,"title":["Making STMs Cache Friendly with Compiler Transformations"],"prefix":"10.1109","author":[{"given":"Sandya","family":"Mannarswamy","sequence":"first","affiliation":[]},{"given":"Ramaswamy","family":"Govindarajan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Cache-conscious Structure Layout PLDI 1999","year":"1999","author":"chilimbi","key":"19"},{"key":"17","doi-asserted-by":"crossref","DOI":"10.1145\/1122971.1123001","article-title":"McRT-STM: A high performance software transactional memory system for a multi- core runtime","author":"saha","year":"2006","journal-title":"PPoPP"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.30"},{"key":"15","article-title":"Code generation and transformation for transactional memory constructs in an unmanaged language","author":"wang","year":"2007","journal-title":"CGO"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133984"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133985"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065027"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"21","doi-asserted-by":"crossref","DOI":"10.1002\/cpe.1336","article-title":"Compiler and runtime techniques for STM transformation","author":"wu","year":"2009","journal-title":"Concurr Comput Pract Exper"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542494"},{"key":"22","doi-asserted-by":"crossref","DOI":"10.1145\/1366230.1366241","article-title":"The limits of software transactional memory (STM): Dissecting Haskell STM applications on a many-core environment","author":"perfumo","year":"2008","journal-title":"CF-2008"},{"journal-title":"Transactional Memory","year":"0","author":"larus","key":"23"},{"key":"24","article-title":"Structure layout transformation in open64","author":"chakrabarti","year":"2008","journal-title":"Open64 Workshop"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717399"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301633"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1133255.1134011"},{"key":"28","first-page":"37","article-title":"Using generational garbage collection to implement cache-conscious data placement","volume":"34","author":"chilimbi","year":"1999","journal-title":"SIGPLAN Notices (ACM Special Interest Group on Programming Languages)"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378583"},{"key":"3","article-title":"Transactional locking II","author":"dice","year":"2006","journal-title":"Disc"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.38"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"30","article-title":"Anatomy of a scalable software transactional memory","author":"lev","year":"2009","journal-title":"Trans"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1454456.1454466"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378582"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378562"},{"key":"5","article-title":"Compiler and runtime support for efficient software transactional memory","author":"lewis a t","year":"2006","journal-title":"PLDI"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1281100.1281162"},{"key":"4","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1145\/1345206.1345241","article-title":"Dynamic performance tuning of word-based software transactional memory","author":"felber","year":"2008","journal-title":"PPoPP '08"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4434.895108"},{"key":"8","article-title":"STAMP: Stanford transactional applications for multi-processing","author":"minh","year":"2008","journal-title":"IISWC '08"}],"event":{"name":"2011 International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2011,10,10]]},"location":"Galveston, TX, USA","end":{"date-parts":[[2011,10,14]]}},"container-title":["2011 International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6112806\/6113772\/06113832.pdf?arnumber=6113832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,13]],"date-time":"2023-06-13T04:57:19Z","timestamp":1686632239000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6113832\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/pact.2011.55","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}