{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:20:39Z","timestamp":1725672039371},"reference-count":47,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/pact.2011.20","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T14:28:47Z","timestamp":1325860127000},"page":"143-154","source":"Crossref","is-referenced-by-count":17,"title":["Optimizing Data Layouts for Parallel Computation on Multicores"],"prefix":"10.1109","author":[{"given":"Yuanrui","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Wei","family":"Ding","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/MICRO.2007.15"},{"doi-asserted-by":"publisher","key":"35","DOI":"10.1145\/263580.263655"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/158511.158517"},{"key":"36","article-title":"Efficient parallelization using combined loop and data transformations","author":"o'boyle","year":"1999","journal-title":"PACT"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/305138.305231"},{"key":"33","article-title":"Optimizing data locality by array restructuring","author":"leung","year":"1995","journal-title":"Technical Report Dept of Computer Science and Eng Univ of Washington"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1145\/1274971.1275005"},{"doi-asserted-by":"publisher","key":"34","DOI":"10.1109\/PACT.2009.36"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1007\/3-540-57659-2_11"},{"doi-asserted-by":"publisher","key":"39","DOI":"10.1145\/277650.277661"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1016\/0167-9260(94)90019-1"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/HPCA.2005.27"},{"doi-asserted-by":"publisher","key":"37","DOI":"10.1145\/76263.76335"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/1454115.1454128"},{"doi-asserted-by":"publisher","key":"38","DOI":"10.1109\/71.97903"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1007\/978-3-540-78791-4_9"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/PACT.1996.552676"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/207110.207145"},{"doi-asserted-by":"publisher","key":"43","DOI":"10.1145\/113445.113449"},{"doi-asserted-by":"publisher","key":"42","DOI":"10.1109\/ICPP.1997.622557"},{"doi-asserted-by":"publisher","key":"41","DOI":"10.1145\/301618.301668"},{"key":"40","article-title":"Custom data layout for memory parallelism","author":"so","year":"2004","journal-title":"CGO"},{"key":"45","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"doi-asserted-by":"publisher","key":"44","DOI":"10.1109\/71.97902"},{"doi-asserted-by":"publisher","key":"47","DOI":"10.1023\/A:1018734612524"},{"key":"46","article-title":"Communication-minimal tiling of uniform dependence loops","author":"xue","year":"1996","journal-title":"LCPC"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1145\/301618.301670"},{"key":"23","article-title":"A novel approach towards automatic data distribution","author":"garcia","year":"1995","journal-title":"SC"},{"key":"24","article-title":"Dynamic data distribution with control flow analysis","author":"garcia","year":"1996","journal-title":"SC"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1145\/165939.165959"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1145\/1542275.1542301"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1145\/73560.73588"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1007\/3-540-61626-8_53"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1007\/BFb0038675"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1145\/1345206.1345210","article-title":"Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories","author":"baskaran","year":"2008","journal-title":"PPoPP"},{"year":"0","journal-title":"AMD's Istanbul Six-core Opteron Processors","key":"1"},{"key":"30","article-title":"Automatic data layout for high performance FORTRAN","author":"kennedy","year":"1995","journal-title":"SC"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/155090.155101"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/209936.209954","article-title":"Data and computation transformations for multiprocessors","author":"anderson","year":"1995","journal-title":"PPoPP"},{"key":"32","doi-asserted-by":"crossref","DOI":"10.1145\/258915.258946","article-title":"Data-centric multi-level blocking","author":"kodukula","year":"1997","journal-title":"PLDI"},{"key":"5","article-title":"An overview of the Suif2 compiler infrastructure","author":"aigner","year":"2000","journal-title":"Technical Report Stanford University"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1109\/PACT.2004.1342546"},{"year":"0","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ISCA.1999.765935"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44587-0_1","article-title":"Specomp: A new benchmark suite for measuring parallel computer performance","author":"aslot","year":"2001","journal-title":"OpenMP Shared Memory Parallel Programming International Workshop on OpenMP Applications and Tools[M]"}],"event":{"name":"2011 International Conference on Parallel Architectures and Compilation Techniques (PACT)","start":{"date-parts":[[2011,10,10]]},"location":"Galveston, TX, USA","end":{"date-parts":[[2011,10,14]]}},"container-title":["2011 International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6112806\/6113772\/06113796.pdf?arnumber=6113796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,13]],"date-time":"2023-06-13T04:57:21Z","timestamp":1686632241000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6113796\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/pact.2011.20","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}