{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:24:58Z","timestamp":1730287498483,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/pact.2003.1238019","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"232-243","source":"Crossref","is-referenced-by-count":10,"title":["Redeeming IPC as a performance metric for multithreaded programs"],"prefix":"10.1109","author":[{"given":"K.M.","family":"Lepak","sequence":"first","affiliation":[]},{"given":"H.W.","family":"Cain","sequence":"additional","affiliation":[]},{"given":"M.H.","family":"Lipasti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698548"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"ref12","article-title":"Hyper-Threading technology architecture and microarchitecture","volume":"6","author":"marr","year":"2002","journal-title":"Intel Technology Journal"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"journal-title":"IA-64 Application Developer's Architecture Guide","year":"1999","key":"ref14"},{"journal-title":"Simos-ppc Full System Simulator","year":"0","author":"tom","key":"ref15"},{"key":"ref16","first-page":"182","article-title":"On the value locality of store instructions","author":"lepak","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"Proceedings of the 2002 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems","article-title":"Full-system timing-first simulation","year":"2003","author":"mauer","key":"ref17"},{"journal-title":"Simos full system simulator","year":"0","author":"rosenblum","key":"ref18"},{"journal-title":"SPEC Bench-marks","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/122759.122777"},{"journal-title":"Proc 9th Int Symp High Performance Computer Architecture","article-title":"Variability in architectural simulations of multi-threaded workloads","year":"2003","author":"alameldeen","key":"ref3"},{"journal-title":"Proceedings of Computer Architecture Evaluation using Commercial Workloads (CAECW-02)","article-title":"Precise and accurate processor simulation","year":"2002","author":"cain","key":"ref6"},{"journal-title":"5th Generation 64-bit Power-PC-Compatible Commercial Processor Design IBM White-paper available from","year":"1999","author":"borkenhagen","key":"ref5"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1999","author":"culler","key":"ref8"},{"key":"ref7","first-page":"229","article-title":"An architectural characterization of Java TPC-W","author":"cain","year":"0","journal-title":"Proceedings of the Seventh International Symposium on High-Performance Computer Architecture"},{"journal-title":"Workshop On Computer Architecture Evaluation using Commercial Workloads","article-title":"Evaluating non-deterministic multi-threaded commercial workloads","year":"2002","author":"alameldeen","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125941"},{"journal-title":"POWER4 System Microarchitecture","year":"2001","author":"tendler","key":"ref20"},{"key":"ref22","first-page":"24","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"journal-title":"TPC bench-marks","year":"0","key":"ref21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859633"}],"event":{"name":"12th International Conference on Parallel Architectures and Compilation Techniques. PACT 2003","acronym":"PACT-03","location":"New Orleans, LA, USA"},"container-title":["Oceans 2002 Conference and Exhibition. Conference Proceedings (Cat. No.02CH37362)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8771\/27774\/01238019.pdf?arnumber=1238019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T13:25:55Z","timestamp":1489411555000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1238019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/pact.2003.1238019","relation":{},"subject":[]}}