{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T20:03:57Z","timestamp":1743797037595,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/pact.2002.1105970","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"18-29","source":"Crossref","is-referenced-by-count":31,"title":["Increasing and detecting memory address congruence"],"prefix":"10.1109","author":[{"given":"S.","family":"Larsen","sequence":"first","affiliation":[]},{"given":"E.","family":"Witchel","sequence":"additional","affiliation":[]},{"given":"S.","family":"Amarasinghe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"journal-title":"Intel Architecture Optimization Reference Manual","year":"1999","key":"ref11"},{"article-title":"Microprocessor Energy Characterization and Optimization through Fast, Accurate, and Flexible Simulation","year":"2001","author":"krashinsky","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349320"},{"key":"ref14","first-page":"330","article-title":"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems","author":"lee","year":"1997","journal-title":"Proceedings of the 30th Annual International Symposium on Microarchitecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854387"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106003"},{"article-title":"Spatial Instruction Scheduling for Raw Machines","year":"2002","author":"swenson","key":"ref17"},{"key":"ref18","article-title":"The Raw Processor - A Scalable 32-bit Fabric for Embedded and General Purpose Computing","author":"taylor","year":"2001","journal-title":"Proc Hot Chips XII"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/193209.193217","article-title":"SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers","volume":"29","author":"wilson","year":"1994","journal-title":"ACM SIGPLAN Notices"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/HIPC.1998.737991","article-title":"Memory Bank Disambiguation using Modulo Unrolling for Raw Machines","author":"barua","year":"1998","journal-title":"Proceedings of the Fifth International Conference on High Performance Computing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/502874.502897"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178259"},{"journal-title":"Introduction to Algorithms","year":"1990","author":"cormen","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"journal-title":"Bulldog A Compiler for VLIW Architectures","year":"1985","author":"ellis","key":"ref7"},{"key":"ref2","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"VAST-C\/AltiVec Product Website","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143493"},{"key":"ref20","first-page":"124","article-title":"Direct Address Caches for Reduced Power Consumption","author":"witchel","year":"2001","journal-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture"},{"key":"ref21","article-title":"Highly-Associative Caches for Low-Power Processors","author":"zhang","year":"2000","journal-title":"Kool Chips Workshop MICRO-33"}],"event":{"name":"2002 International Conference on Parallel Architectures and Compilation Techniques. PACT 2002","acronym":"PACT-02","location":"Charlottesville, VA, USA"},"container-title":["Proceedings.International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8167\/24312\/01105970.pdf?arnumber=1105970","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:45:39Z","timestamp":1497566739000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1105970\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/pact.2002.1105970","relation":{},"subject":[]}}