{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:14:49Z","timestamp":1725394489460},"reference-count":26,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/olt.2000.856608","type":"proceedings-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T17:31:28Z","timestamp":1036690288000},"page":"31-39","source":"Crossref","is-referenced-by-count":14,"title":["Improving on-line BIST-based diagnosis for roving STARs"],"prefix":"10.1109","author":[{"given":"M.","family":"Abramovici","sequence":"first","affiliation":[]},{"given":"C.","family":"Stroud","sequence":"additional","affiliation":[]},{"given":"B.","family":"Skaggs","sequence":"additional","affiliation":[]},{"given":"J.","family":"Emmert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/FPGA.1996.242436","article-title":"diagnosing programmable interconnect systems for fpgas","author":"lombardi","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600278"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/54.655182"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008326111919"},{"journal-title":"Standard Test Access Port and Boundary-Scan Architecture","year":"1990","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781052"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.736139"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.242437"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903403"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624611"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510892"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766697"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/54.655181"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.678888"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639653"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246578"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805830"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510883"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639662"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556946"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19990532"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743180"},{"key":"ref26","first-page":"672","article-title":"Finite State Machine Synthesis with Concurrent Error Detection","author":"zeng","year":"1999","journal-title":"Proc IEEE Intn'l Test Conf"},{"year":"0","key":"ref25"}],"event":{"name":"6th IEEE International On-Line Testing Workshop","acronym":"OLT-00","location":"Palma de Mallorca, Spain"},"container-title":["Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6914\/18602\/00856608.pdf?arnumber=856608","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T09:53:12Z","timestamp":1497520392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/856608\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/olt.2000.856608","relation":{},"subject":[]}}