{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:55:06Z","timestamp":1730285706183,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,31]],"date-time":"2023-10-31T00:00:00Z","timestamp":1698710400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,31]],"date-time":"2023-10-31T00:00:00Z","timestamp":1698710400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,31]]},"DOI":"10.1109\/norcas58970.2023.10305486","type":"proceedings-article","created":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T19:09:54Z","timestamp":1699297794000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Co-Simulating Region-Based Dynamic Voltage Scaling for FPGA Architecture Design"],"prefix":"10.1109","author":[{"given":"Johannes","family":"Pfau","sequence":"first","affiliation":[{"name":"Karlsruher Institut für Technologie,Institut für Technik der Informationsverarbeitung"}]},{"given":"Jiro","family":"Hernandez","sequence":"additional","affiliation":[{"name":"Karlsruher Institut für Technologie,Institut für Technik der Informationsverarbeitung"}]},{"given":"Maximilian","family":"Reuter","sequence":"additional","affiliation":[{"name":"Technische Universität Darmstadt,Integrierte Elektronische Systeme"}]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[{"name":"Technische Universität Darmstadt,Integrierte Elektronische Systeme"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Karlsruher Institut für Technologie,Institut für Technik der Informationsverarbeitung"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2011.5981221"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648840"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046240"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2962501"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554784"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_17"},{"key":"ref33","article-title":"Digital circuit performance estimation under pvt and aging effects","author":"altieri scarpato","year":"2017","journal-title":"These"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861106"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1021\/nl401826u"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref17","article-title":"Logic synthesis and optimization benchmarks user guide","author":"yang","year":"1991","journal-title":"Technical Report 1991-IWLS-UG-Saeyang"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3301298"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-75465-9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434901"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2459042"},{"key":"ref26","volume":"22","author":"baker","year":"2019","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3112138"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547908"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077611"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.62134"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-39496-7"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.8b06441"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"5976","DOI":"10.1021\/acsnano.5b00736","article-title":"Electrostatically reversible polarity of ambipolar alpha-mote2 transistors","volume":"9","author":"nakaharai","year":"2015","journal-title":"ACS Nano"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2679343"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.6b07531"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1021\/nl051855i"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478976"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"}],"event":{"name":"2023 IEEE Nordic Circuits and Systems Conference (NorCAS)","start":{"date-parts":[[2023,10,31]]},"location":"Aalborg, Denmark","end":{"date-parts":[[2023,11,1]]}},"container-title":["2023 IEEE Nordic Circuits and Systems Conference (NorCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10305276\/10305441\/10305486.pdf?arnumber=10305486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:20:04Z","timestamp":1702322404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10305486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,31]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/norcas58970.2023.10305486","relation":{},"subject":[],"published":{"date-parts":[[2023,10,31]]}}}