{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:42:01Z","timestamp":1725615721696},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/nocs.2014.7008769","type":"proceedings-article","created":{"date-parts":[[2015,1,19]],"date-time":"2015-01-19T21:46:01Z","timestamp":1421703961000},"page":"111-118","source":"Crossref","is-referenced-by-count":5,"title":["Design of a low power NoC router using Marching Memory Through type"],"prefix":"10.1109","author":[{"given":"Ryota","family":"Yasudo","sequence":"first","affiliation":[]},{"given":"Takahiro","family":"Kagami","sequence":"additional","affiliation":[]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[]},{"given":"Yasunobu","family":"Nakase","sequence":"additional","affiliation":[]},{"given":"Masashi","family":"Watanabe","sequence":"additional","affiliation":[]},{"given":"Tsukasa","family":"Oishi","sequence":"additional","affiliation":[]},{"given":"Toru","family":"Shimizu","sequence":"additional","affiliation":[]},{"given":"Tadao","family":"Nakamura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/NOCS.2012.30"},{"key":"17","first-page":"333","article-title":"Vichar: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"2006","journal-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/TVLSI.2010.2068064"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/NoCS.2013.6558397"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/TC.2011.237"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/TCOM.1964.1088883"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/HPCA.2011.5749724"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/514049.514051"},{"key":"12","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1145\/1555815.1555781","article-title":"A case for bufferless routing in on-chip networks","author":"moscibroda","year":"2009","journal-title":"Proceedings of the 36th International Symposium on Computer Architecture (ISCA)"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/71.127260"},{"year":"1995","author":"flynn","journal-title":"Computer Architecture Pipelined and Parallel Processor Design","key":"20"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/HPCA.2001.903268"},{"year":"2004","author":"dally","journal-title":"Principles and Practices of Interconnection Networks","key":"23"},{"key":"24","first-page":"73","article-title":"Flit-reservation flow control","author":"peh","year":"2000","journal-title":"Proc Int Symp High Performance Computer Architecture (HPCA)"},{"key":"25","first-page":"1","article-title":"Scalable parallel simulatio of networks on chip","author":"eggenberger","year":"2013","journal-title":"Proceedings of the 7th ACM\/IEEE International Symposium on Networks-on-Chip (NOCS)"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1145\/2024716.2024718"},{"key":"27","article-title":"The openmp implementation of nas parallel benchmarks and its performance","author":"jin","year":"1999","journal-title":"NAS Technical Report NAS-99-011"},{"year":"0","journal-title":"Power Artist Apache Design Inc","key":"28"},{"year":"0","journal-title":"Liberty Library Modeling","key":"29"},{"key":"3","article-title":"Network on a chip: An architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"Proceedings of the IEEE NorChip Conference"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/378239.379048"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/LPE.2003.1231841"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/2.976921"},{"key":"7","article-title":"Nocs: What's the point?","author":"borkar","year":"2012","journal-title":"NSF Workshop on Emerging Technologies for Interconnects (WETI)"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/MM.2007.4378783"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/LPE.2003.1231942"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/378239.379045"},{"key":"9","article-title":"On-die interconnects for next generation cmps","author":"kundu","year":"2006","journal-title":"Workshop on On-and Off-Chip Interconnection Networks for Multicore Systems"},{"key":"8","first-page":"44","article-title":"Marching memory: Designing computers to avoid the memory bottleneck","author":"nakamura","year":"2010","journal-title":"Proceedings of the Sixth International Workshop on Unique Chips and Systems (UCAS)"}],"event":{"name":"2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)","start":{"date-parts":[[2014,9,17]]},"location":"Ferrara, Italy","end":{"date-parts":[[2014,9,19]]}},"container-title":["2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7000615\/7008746\/07008769.pdf?arnumber=7008769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T23:54:57Z","timestamp":1498175697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/nocs.2014.7008769","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}