{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:49:03Z","timestamp":1725454143276},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/nocarc.2018.8541207","type":"proceedings-article","created":{"date-parts":[[2018,11,23]],"date-time":"2018-11-23T00:01:06Z","timestamp":1542931266000},"page":"1-1","source":"Crossref","is-referenced-by-count":0,"title":["Value-Based Deep Learning Hardware Acceleration"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Moshovos","sequence":"first","affiliation":[]}],"member":"263","event":{"name":"2018 11th International Workshop on Network on Chip Architectures (NoCArc)","start":{"date-parts":[[2018,10,20]]},"location":"Fukuoka","end":{"date-parts":[[2018,10,20]]}},"container-title":["2018 11th International Workshop on Network on Chip Architectures (NoCArc)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8515126\/8541146\/08541207.pdf?arnumber=8541207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,18]],"date-time":"2018-12-18T01:24:52Z","timestamp":1545096292000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8541207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/nocarc.2018.8541207","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}