{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:53:44Z","timestamp":1730285624036,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/nocarc.2018.8541158","type":"proceedings-article","created":{"date-parts":[[2018,11,23]],"date-time":"2018-11-23T00:01:06Z","timestamp":1542931266000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["A Configurable RISC-V for NoC-Based MPSoCs: A Framework for Hardware Emulation"],"prefix":"10.1109","author":[{"given":"Mostafa","family":"Khamis","sequence":"first","affiliation":[]},{"given":"Sameh","family":"El-Ashry","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Shalaby","sequence":"additional","affiliation":[]},{"given":"Mohamed","family":"AbdElsalam","sequence":"additional","affiliation":[]},{"given":"M. Watheq","family":"El-Kharashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.camwa.2012.03.074"},{"journal-title":"Universal Verification Methodology (UVM) 1 1 User's Guide","year":"2012","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843022"},{"article-title":"Networks on chips: technology and tools","year":"2006","author":"micheli","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.18"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2010.512017"},{"year":"0","key":"ref14","article-title":"Mentor Graphics Corporation, Veloce Emulation Platform"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840763"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138671"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224419"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2007.910029"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/EUROCON.2017.8011119"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537754"},{"key":"ref27","article-title":"Work-in-progress: A flexible router architecture for 3d NoCs","author":"amd mostafa said","year":"2017","journal-title":"IEEE Real-Time Systems Symposium (RTSS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2007.4437429"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3139540.3139544"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8226026"},{"key":"ref8","first-page":"530","article-title":"Power consumption of 3D networks-on-chips: Modeling and optimization","volume":"37","author":"elmiligi","year":"2013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2017.8268864"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"article-title":"The RISC-V instruction set manual, volume i: Base user-level isa","year":"2011","author":"waterman","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.74"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.18"},{"key":"ref21","first-page":"3","article-title":"Large scale on-chip networks: an accurate multi-fpga emulation platform","author":"abdellah-medjadji","year":"2008","journal-title":"Euromicro Conference on Digital System Design Architectures Methods and Tools"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PDP2018.2018.00103"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2009.197"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2015.7438032"},{"key":"ref25","article-title":"Efficient microarchitecture for network-on-chip routers","author":"becker","year":"2012","journal-title":"Ph D Dissertation"}],"event":{"name":"2018 11th International Workshop on Network on Chip Architectures (NoCArc)","start":{"date-parts":[[2018,10,20]]},"location":"Fukuoka, Japan","end":{"date-parts":[[2018,10,20]]}},"container-title":["2018 11th International Workshop on Network on Chip Architectures (NoCArc)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8515126\/8541146\/08541158.pdf?arnumber=8541158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T16:57:57Z","timestamp":1643302677000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8541158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/nocarc.2018.8541158","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}