{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:19:55Z","timestamp":1729631995083,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/nocarc.2018.8541147","type":"proceedings-article","created":{"date-parts":[[2018,11,23]],"date-time":"2018-11-23T00:01:06Z","timestamp":1542931266000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Efficient Router Bypass via Hybrid Flow Control"],"prefix":"10.1109","author":[{"given":"Ivan","family":"Perez","sequence":"first","affiliation":[]},{"given":"Enrique","family":"Vallejo","sequence":"additional","affiliation":[]},{"given":"Ramon","family":"Beivide","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.144624"},{"key":"ref11","article-title":"ViChaR: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"2006","journal-title":"Micro"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref13","first-page":"3136","article-title":"Short-path: A network-on-chip router with fine-grained pipeline bypassing","volume":"65","author":"psarras","year":"2016","journal-title":"TC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.48"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647666"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771803"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378673"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01755-1","volume":"12","author":"jerger","year":"2017","journal-title":"On-Chip Networks"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071133"},{"key":"ref7","article-title":"The new Intel Xeon processor scalable family (formerly Skylake-SP)","author":"kumar","year":"2017","journal-title":"Hot Chips"},{"key":"ref2","article-title":"A 4.6 Tbits\/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS","author":"kumar","year":"2007","journal-title":"ICCD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169049"}],"event":{"name":"2018 11th International Workshop on Network on Chip Architectures (NoCArc)","start":{"date-parts":[[2018,10,20]]},"location":"Fukuoka","end":{"date-parts":[[2018,10,20]]}},"container-title":["2018 11th International Workshop on Network on Chip Architectures (NoCArc)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8515126\/8541146\/08541147.pdf?arnumber=8541147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,6]],"date-time":"2022-09-06T19:08:00Z","timestamp":1662491280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8541147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/nocarc.2018.8541147","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}