{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:47:41Z","timestamp":1730285261895,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,19]]},"DOI":"10.1109\/newcas52662.2022.9842100","type":"proceedings-article","created":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T15:33:34Z","timestamp":1659713614000},"page":"460-464","source":"Crossref","is-referenced-by-count":0,"title":["A Logic Cell Design and routing Methodology Specific to VNWFET"],"prefix":"10.1109","author":[{"given":"Arnaud","family":"Poittevin","sequence":"first","affiliation":[{"name":"Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France"}]},{"given":"Ian","family":"O\u2019Connor","sequence":"additional","affiliation":[{"name":"Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France"}]},{"given":"C\u00e9dric","family":"Marchand","sequence":"additional","affiliation":[{"name":"Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France"}]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[{"name":"Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France"}]},{"given":"Cristell","family":"Maneux","sequence":"additional","affiliation":[{"name":"Institut de l’intégration du Matériau au Système (IMS),Bordeaux,France"}]},{"given":"Chhandak","family":"Mukherjee","sequence":"additional","affiliation":[{"name":"Institut de l’intégration du Matériau au Système (IMS),Bordeaux,France"}]},{"given":"Guilhem","family":"Larrieu","sequence":"additional","affiliation":[{"name":"Laboratoire d’Analyse et d’Architecture des Systèmes (LAAS),Toulouse,France"}]},{"given":"Abhishek","family":"Kumar","sequence":"additional","affiliation":[{"name":"Laboratoire d’Analyse et d’Architecture des Systèmes (LAAS),Toulouse,France"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1038\/nnano.2010.15","article-title":"Nanowire transistors without junctions","volume":"5","author":"colinge","year":"2010","journal-title":"Nature Nanotechnology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2021.108125"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-016-0798-1"},{"journal-title":"International Roadmap for Devices and Systems Report","article-title":"2020 edition, Systems and Architecture","year":"2020","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/330855.330961"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"385202","DOI":"10.1088\/1361-6528\/ab9aed","article-title":"Rapid thermal annealing of Si paste lm and pn-junction formation","volume":"31","author":"zhu","year":"2020","journal-title":"Nanotechnology"},{"year":"2020","key":"ref12","article-title":"GTS Cell Designer • Global TCAD Solutions"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1186\/s11671-016-1396-7","article-title":"Vertical Silicon Nanowire Field E ect Transistors with Nanoscale Gate-All-Around","volume":"11","author":"guer","year":"2016","journal-title":"Nanoscale Research Letters"},{"journal-title":"IRDS 2020 Update","article-title":"More Moore: International Roadmap for Devices and Systems","year":"2020","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344094"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2165693"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"2437","DOI":"10.1039\/c3nr33738c","article-title":"Vertical nanowire array-based eld e ect transistors for ultimate scaling","volume":"5","author":"larrieu","year":"2013","journal-title":"Nanoscale"}],"event":{"name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","start":{"date-parts":[[2022,6,19]]},"location":"Quebec City, QC, Canada","end":{"date-parts":[[2022,6,22]]}},"container-title":["2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9841660\/9841947\/09842100.pdf?arnumber=9842100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,18]],"date-time":"2023-04-18T13:31:04Z","timestamp":1681824664000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9842100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,19]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/newcas52662.2022.9842100","relation":{},"subject":[],"published":{"date-parts":[[2022,6,19]]}}}