{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:47:39Z","timestamp":1730285259791,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,19]]},"DOI":"10.1109\/newcas52662.2022.9842064","type":"proceedings-article","created":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T15:33:34Z","timestamp":1659713614000},"page":"25-29","source":"Crossref","is-referenced-by-count":5,"title":["All-Digital Bi-Directional Gated Ring Oscillator Time Integrator for Mixed-Mode Signal Processing"],"prefix":"10.1109","author":[{"given":"Parth","family":"Parekh","sequence":"first","affiliation":[{"name":"Toronto Metropolitan University,Computer, and Biomedical Eng.,Dept. of Electrical,Toronto,ON,Canada"}]},{"given":"Fei","family":"Yuan","sequence":"additional","affiliation":[{"name":"Toronto Metropolitan University,Computer, and Biomedical Eng.,Dept. of Electrical,Toronto,ON,Canada"}]},{"given":"Yushi","family":"Zhou","sequence":"additional","affiliation":[{"name":"Lakehead University,Dept. of Electrical and Computer Eng.,Thunder Bay,ON,Canada"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820531"},{"key":"ref11","article-title":"Improved metastability of true single-phase clock D-flipflops with applications in vernier time-to-digital converters","author":"parekh","year":"2021","journal-title":"IEEE Trans Circuits Syst I"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2018.6288"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el.2020.1074"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531875"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010111"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190669"},{"key":"ref5","first-page":"2593","article-title":"A 90 nm CMOS digital PLL based on vernier-gated-ring-oscillator time-to-digital converter","author":"lu","year":"2012","journal-title":"Proc IEEE Int’l Symp Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2928789"},{"key":"ref7","first-page":"240","article-title":"A 0.004 mm2 250 µW ?? TDC with time-difference accumulator and a 0.012 mm2 2.5 mW bang-bang digital PLL using PRNG for low-power SoC applications","author":"hong","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2019.0108"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1109\/4.551926","article-title":"A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme","volume":"32","author":"lee","year":"1997","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3922"}],"event":{"name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","start":{"date-parts":[[2022,6,19]]},"location":"Quebec City, QC, Canada","end":{"date-parts":[[2022,6,22]]}},"container-title":["2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9841660\/9841947\/09842064.pdf?arnumber=9842064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,15]],"date-time":"2022-08-15T22:43:27Z","timestamp":1660603407000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9842064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,19]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/newcas52662.2022.9842064","relation":{},"subject":[],"published":{"date-parts":[[2022,6,19]]}}}