{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:24:48Z","timestamp":1729650288047,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/nas.2009.66","type":"proceedings-article","created":{"date-parts":[[2009,8,11]],"date-time":"2009-08-11T15:41:39Z","timestamp":1250005299000},"page":"371-378","source":"Crossref","is-referenced-by-count":1,"title":["Hardware\/Software Co-Simulation for Last Level Cache Exploration"],"prefix":"10.1109","author":[{"given":"Tao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Qigang","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Dong","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Lu","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Li","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Ravi","family":"Iyer","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Illikkal","sequence":"additional","affiliation":[]},{"given":"Liang","family":"Wang","sequence":"additional","affiliation":[]},{"given":"John","family":"Du","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"journal-title":"SESC","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117211"},{"journal-title":"SimpleScalar","year":"0","key":"1"},{"journal-title":"Computer Architecture - A Quantitative Approach","year":"2002","author":"hennessy","key":"7"},{"key":"6","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1145\/356989.356993","article-title":"memorles: a programmable, real-time hardware emulation tool for multiprocessor server design","volume":"35","author":"nanda","year":"2000","journal-title":"ACM SIGPLAN Notices"},{"key":"5","first-page":"182","article-title":"on modeling and analyzing cache hierarchies using casper","author":"iyer","year":"2003","journal-title":"11th IEEE\/ACM Symposium on Modeling Analysis and Simulation of Computer and Telecom Systems"},{"key":"4","first-page":"25","article-title":"understanding the memory performance of data-mining workloads on small, medium, and large-scale cmps using hardware-software co-simulation","author":"li","year":"2007","journal-title":"2007 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85451-7_20"},{"key":"8","article-title":"flexible timing simulation of multiple-cache configurations","author":"tam","year":"1997","journal-title":"Technical Report University of Michigan"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"}],"event":{"name":"2009 IEEE International Conference on Networking, Architecture, and Storage (NAS)","start":{"date-parts":[[2009,7,9]]},"location":"Zhang Jia Jie, Hunan, China","end":{"date-parts":[[2009,7,11]]}},"container-title":["2009 IEEE International Conference on Networking, Architecture, and Storage"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5197282\/5197283\/05197353.pdf?arnumber=5197353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T18:44:28Z","timestamp":1497811468000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5197353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/nas.2009.66","relation":{},"subject":[],"published":{"date-parts":[[2009,7]]}}}