{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T03:40:32Z","timestamp":1725766832569},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/nanoarch47378.2019.181306","type":"proceedings-article","created":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T01:45:33Z","timestamp":1588297533000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["A Logic Simplification Approach for Very Large Scale Crosstalk Circuit Designs"],"prefix":"10.1109","author":[{"given":"Md Arif","family":"Iqbal","sequence":"first","affiliation":[]},{"given":"Naveen","family":"Kumar Macha","sequence":"additional","affiliation":[]},{"given":"Bhavana Tejaswini","family":"Repalle","sequence":"additional","affiliation":[]},{"given":"Mostafizur","family":"Rahman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/AERO.2019.8741746","article-title":"A New Paradigm for Computing for Digital Electronics under Extreme Environments","author":"macha","year":"2019","journal-title":"2019 IEEE Aerospace and Electronic Systems Society Big Sky"},{"key":"ref3","first-page":"1","article-title":"A New Paradigm for Fault-Tolerant Computing with Interconnect Crosstalks","author":"macha","year":"2018","journal-title":"2018 IEEE International Conference on Rebooting Computing (ICRC)"},{"article-title":"SIS: A System for Sequential Circuit Synthesis","year":"1992","author":"sentovich","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.157"},{"key":"ref11","first-page":"502508","article-title":"Logic synthesis and optimization benchmark user guide: version 3.0","author":"yang","year":"1991","journal-title":"Microelectronic Center of North Carolina"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232228"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720858"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2028609"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232227"},{"journal-title":"Cadence Conformal LEC","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123636"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2019,7,17]]},"location":"Qingdao, China","end":{"date-parts":[[2019,7,19]]}},"container-title":["2019 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9060423\/9073194\/09073646.pdf?arnumber=9073646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:47:04Z","timestamp":1658094424000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9073646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/nanoarch47378.2019.181306","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}