{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:46:15Z","timestamp":1725615975286},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/nanoarch47378.2019.181303","type":"proceedings-article","created":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T01:45:33Z","timestamp":1588297533000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Technology-Assisted Computing-In-Memory Design for Matrix Multiplication Workloads"],"prefix":"10.1109","author":[{"given":"Nicholas","family":"Jao","sequence":"first","affiliation":[]},{"given":"Srivatsa","family":"Srivinasa","sequence":"additional","affiliation":[]},{"given":"Akshay","family":"Ramanathan","sequence":"additional","affiliation":[]},{"given":"Minhwan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"John","family":"Sampson","sequence":"additional","affiliation":[]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2672558"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510634"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819190"},{"key":"ref14","article-title":"Sparse Matrix Multiplication on CAM Based Accelerator","author":"yavits","year":"2017","journal-title":"CoRR"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702536"},{"year":"0","key":"ref16","article-title":"Predictive Technology Model"},{"key":"ref17","first-page":"206","article-title":"An offset tolerant current-sampling-based sense amplifier for sub-100 nA-cell-current nonvolatile memory","author":"chang","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324551"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614697"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"12.6.1","DOI":"10.1109\/IEDM.2017.8268380","article-title":"TSV-free FinFET-based Monolithic 3D+-IC with computing-in-memory SRAM cell for intelligent IoT devices","author":"hsueh","year":"2017","journal-title":"2017 IEEE International Electron Device Meeting (IEDM)"},{"key":"ref6","article-title":"ROBIN: Monolithic-3D SRAM for Enhanced Robustness With In-MemoryComputation Support","author":"srinivasa","year":"2019","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers Early Access"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.31"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218645"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2787562"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00087"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614688"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2019,7,17]]},"location":"Qingdao, China","end":{"date-parts":[[2019,7,19]]}},"container-title":["2019 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9060423\/9073194\/09073662.pdf?arnumber=9073662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:47:04Z","timestamp":1658094424000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9073662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/nanoarch47378.2019.181303","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}