{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:38:55Z","timestamp":1730284735397,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/nanoarch47378.2019.181302","type":"proceedings-article","created":{"date-parts":[[2020,4,30]],"date-time":"2020-04-30T21:45:33Z","timestamp":1588283133000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Non-volatile Logic and Memory based on Reconfigurable Ferroelectric Transistors"],"prefix":"10.1109","author":[{"given":"Sandeep Krishna","family":"Thirumala","sequence":"first","affiliation":[]},{"given":"Arnab","family":"Raha","sequence":"additional","affiliation":[]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[]},{"given":"Vijay","family":"Raghunathan","sequence":"additional","affiliation":[]},{"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"11.5.1","article-title":"Device and circuit optimization of RRAM for neuromorphic computing","author":"wu","year":"2017","journal-title":"IEEE IEDM"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.849164"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008850"},{"key":"ref13","article-title":"Ferroelectricity in HfO2 enables nonvolatile data storage in 28 nm HKMG","author":"m\u00fcller","year":"2012","journal-title":"IEEE VLSI Tech Dig"},{"key":"ref14","article-title":"Non-volatile Memory Design Based on Ferroelectric FETs","author":"george","year":"2016","journal-title":"Design Autom Conf (DAC)"},{"key":"ref15","article-title":"Harnessing ferroelectrics for non-volatile memories and logic","author":"gupta","year":"2017","journal-title":"Int Symp Quality Electronic Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2801302"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614496"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442186"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2767033"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mattod.2017.07.007"},{"year":"0","key":"ref27"},{"key":"ref3","article-title":"An overview of non-volatile flip-flops based on emerging memory technologies","volume":"12","author":"portal","year":"2014","journal-title":"J Electron Sci Tech"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"year":"0","key":"ref29","article-title":"MSP430FR573x Mixed-Signal-Microcontroller"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1054-z"},{"key":"ref8","article-title":"A non-volatile flip-flop based on diode-selected PCM for ultra-low power systems","volume":"9818","author":"ye","year":"2016","journal-title":"Proceedings of SPIE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614680"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2631644"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2897960"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218653"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2912562"},{"key":"ref24","article-title":"Experimental study on polarization-limited operation speed of negative capacitance FET with ferroelectric HfO2","author":"kobayashi","year":"2016","journal-title":"Int Electron Devices Meeting (IEDM)"},{"key":"ref23","article-title":"Physics-Based CircuitCompatible SPICE Model for Ferroelectric Transistors","volume":"37","author":"aziz","year":"2016","journal-title":"IEEE Electron Devie Letters (EDL)"},{"key":"ref26","article-title":"14nm Ferroelectric FinFET technology with steep subthreshold slope for ultra low power applications","author":"krivokapic","year":"2017","journal-title":"Int Elec Dev Meet (IEDM)"},{"key":"ref25","article-title":"A new ferroelectric memory device, metal-ferroelectric-semiconductor transistor","volume":"21","author":"wu","year":"1974","journal-title":"IEEE TED"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2019,7,17]]},"location":"Qingdao, China","end":{"date-parts":[[2019,7,19]]}},"container-title":["2019 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9060423\/9073194\/09073266.pdf?arnumber=9073266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:47:04Z","timestamp":1658080024000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9073266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/nanoarch47378.2019.181302","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}