{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:38:51Z","timestamp":1730284731195,"version":"3.28.0"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/nanoarch47378.2019.181291","type":"proceedings-article","created":{"date-parts":[[2020,4,30]],"date-time":"2020-04-30T21:45:33Z","timestamp":1588283133000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Enabling New Computing Paradigms with Emerging Symmetric-Access Memories"],"prefix":"10.1109","author":[{"given":"Juejian","family":"Wu","sequence":"first","affiliation":[]},{"given":"Mingyang","family":"Gu","sequence":"additional","affiliation":[]},{"given":"Hongtao","family":"Zhong","sequence":"additional","affiliation":[]},{"given":"Yunsong","family":"Tao","sequence":"additional","affiliation":[]},{"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2016.2594190"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2327514"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00141"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"ref37","first-page":"37","article-title":"Varistor-type bidirectional switch (JMAX>107A\/cm2, selectivity 104) for 3D bipolar resistive memory arrays","author":"lee","year":"2012","journal-title":"Proc Symp VLSIT"},{"key":"ref36","article-title":"Performance of threshold switching in chalcogenide glass for 3D stackable selector","author":"kim","year":"2013","journal-title":"Proc Symp VLSIT"},{"key":"ref35","first-page":"36","article-title":"Sub-30 nm scaling and high-speed operation of fully-confined access-devices for 3D crosspoint memory based on mixed-ionic-electronic-conduction (MIEC) materials","author":"virwani","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2868368"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.029"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1116\/1.4889999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2787562"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2801302"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317737"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.3636417"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614527"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2872347"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838397"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131532"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"499","DOI":"10.1109\/T-ED.1974.17955","article-title":"a new ferroelectric memory device, metal-ferroelectric-semiconductor transistor","volume":"21","author":"wu","year":"1974","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref28","first-page":"17","article-title":"A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond","author":"d\u00fcnkel","year":"2017","journal-title":"2017 IEEE International Electron Device Meeting (IEDM)"},{"key":"ref4","first-page":"280","article-title":"An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary rram crossbar","author":"ni","year":"2016","journal-title":"IEEE ASP-DAC 2016"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2871119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218640"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00051"},{"key":"ref29","first-page":"11","article-title":"14nm ferroelectric FinFET technology with steep subthreshold slope for ultra low power applications","author":"krivokapic","year":"2017","journal-title":"2017 IEEE International Electron Device Meeting (IEDM)"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/ISSCC.2019.8662360","article-title":"7.5 a 65nm 0.39-to-140.3tops\/w 1-to-12b unified neural network processor using block-circulant-enabled transpose-domain acceleration with 8.1 × higher tops\/mm2and 6t hbst-tram-based 2d data-reuse architecture","author":"yue","year":"2019","journal-title":"2019 IEEE International Solid- State Circuits Conference -(ISSCC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055293"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00073"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870354"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-7537-9_1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614611"},{"key":"ref21","first-page":"2","article-title":"Ferroelectric FET analog synapse for acceleration of deep neural network training","author":"jerry","year":"2017","journal-title":"2017 IEEE International Electron Device Meeting (IEDM)"},{"article-title":"Stanford University resistive-switching random access memory (RRAM) Verilog-A model","year":"2014","author":"jiang","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614486"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614496"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614586"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2797887"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510679"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2019,7,17]]},"location":"Qingdao, China","end":{"date-parts":[[2019,7,19]]}},"container-title":["2019 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9060423\/9073194\/09073537.pdf?arnumber=9073537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:47:05Z","timestamp":1658080025000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9073537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/nanoarch47378.2019.181291","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}