{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:27:25Z","timestamp":1730284045883,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/mwscas48704.2020.9184545","type":"proceedings-article","created":{"date-parts":[[2020,9,2]],"date-time":"2020-09-02T16:53:58Z","timestamp":1599065638000},"page":"722-725","source":"Crossref","is-referenced-by-count":1,"title":["SRAM Security and Vulnerability To Hardware Trojan: Design Considerations"],"prefix":"10.1109","author":[{"given":"Roghayeh","family":"Saeidi","sequence":"first","affiliation":[]},{"given":"Morteza","family":"Nabavi","sequence":"additional","affiliation":[]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05783-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368630"},{"key":"ref10","first-page":"1208","article-title":"A Replica Technique for Wordline and Sense Control in Low-Power SRAMs","volume":"33","author":"amrutur","year":"1998","journal-title":"JSSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1201\/9781439897324"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747151"},{"year":"2007","key":"ref5","article-title":"Ultra-Low Voltage Nano-scale Memories"},{"article-title":"VLSI Test Principles and Architectures_ Design for Testability","year":"2006","author":"wang","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISTEL.2016.7881917"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937501"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2768409"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"}],"event":{"name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2020,8,9]]},"location":"Springfield, MA, USA","end":{"date-parts":[[2020,8,12]]}},"container-title":["2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9178719\/9184428\/09184545.pdf?arnumber=9184545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:56:11Z","timestamp":1656438971000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9184545\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas48704.2020.9184545","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}