{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:22:43Z","timestamp":1730283763662,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/mocast49295.2020.9200241","type":"proceedings-article","created":{"date-parts":[[2020,9,18]],"date-time":"2020-09-18T20:51:05Z","timestamp":1600462265000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["A Model-to-Circuit Compiler for Evaluation of DNN Accelerators based on Systolic Arrays and Multibit Emerging Memories"],"prefix":"10.1109","author":[{"given":"Johannes","family":"Knodtel","sequence":"first","affiliation":[{"name":"Chair for Computer Architecture, Friedrich-Alexander-Universit\u00e4t Erlagen-N\u00fcrnberg"}]},{"given":"Markus","family":"Fritscher","sequence":"additional","affiliation":[{"name":"Chair for Computer Architecture, Friedrich-Alexander-Universit\u00e4t Erlagen-N\u00fcrnberg"}]},{"given":"Daniel","family":"Reiser","sequence":"additional","affiliation":[{"name":"Chair for Computer Architecture, Friedrich-Alexander-Universit\u00e4t Erlagen-N\u00fcrnberg"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[{"name":"Chair for Computer Architecture, Friedrich-Alexander-Universit\u00e4t Erlagen-N\u00fcrnberg"}]},{"given":"Marco","family":"Breiling","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Integrated Circuits"}]},{"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[{"name":"Chair for Computer Architecture, Friedrich-Alexander-Universit\u00e4t Erlagen-N\u00fcrnberg"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240430"},{"key":"ref11","first-page":"101635","article-title":"A Survey of Techniques for Optimizing Deep Learning on GPUs","author":"mittal","year":"2020","journal-title":"In Journal of Systems Architecture 99 ()"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165062"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2004.01.013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2019.05.004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2931769"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195997"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-17785-1"},{"key":"ref18","first-page":"1","author":"wei","year":"2017","journal-title":"Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2017.00034"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964856"},{"journal-title":"Gartner Predicts the Future of AI Technologies","year":"2020","author":"costello","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2210856"},{"key":"ref8","article-title":"Ternary Weight Networks","author":"li","year":"2016","journal-title":"In ArXivabs\/1605 04711"},{"key":"ref7","first-page":"256","article-title":"Systolic arrays (for VLSI)","volume":"1","author":"kung","year":"1979","journal-title":"Sparse Matrix Proc 1978"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317908"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317874"},{"journal-title":"jerryz123\/onnx-halide original-date 2018-11-12T21 05 45Z","year":"2019","author":"zhao","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445088"}],"event":{"name":"2020 9th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2020,9,7]]},"location":"Bremen, Germany","end":{"date-parts":[[2020,9,9]]}},"container-title":["2020 9th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9199028\/9200237\/09200241.pdf?arnumber=9200241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:52:14Z","timestamp":1656453134000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9200241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/mocast49295.2020.9200241","relation":{},"subject":[],"published":{"date-parts":[[2020,9]]}}}