{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,26]],"date-time":"2023-07-26T21:21:43Z","timestamp":1690406503747},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/mm.2012.23","type":"journal-article","created":{"date-parts":[[2012,4,12]],"date-time":"2012-04-12T21:02:31Z","timestamp":1334264551000},"page":"48-59","source":"Crossref","is-referenced-by-count":25,"title":["FabScalar: Automating Superscalar Core Design"],"prefix":"10.1109","volume":"32","author":[{"given":"Niket K.","family":"Choudhary","sequence":"first","affiliation":[]},{"given":"Salil V.","family":"Wadhavkar","sequence":"additional","affiliation":[]},{"given":"Tanmay A.","family":"Shah","sequence":"additional","affiliation":[]},{"given":"Hiran","family":"Mayukh","sequence":"additional","affiliation":[]},{"given":"Jayneel","family":"Gandhi","sequence":"additional","affiliation":[]},{"given":"Brandon H.","family":"Dwiel","sequence":"additional","affiliation":[]},{"given":"Sandeep","family":"Navada","sequence":"additional","affiliation":[]},{"given":"Hashem H.","family":"Najaf-abadi","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Evaluating Future Microprocessors: The SimpleScalar ToolSet, tech. report CS-TR-1308","author":"burger","year":"1996","journal-title":"Dept Computer Science Univ Wisconsin-Madison"},{"key":"ref3","article-title":"Architectural Strengths of the MIPS32 74K Core Family","author":"kishore","year":"2000","journal-title":"White Paper"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.2"},{"key":"ref1","first-page":"81","article-title":"Single-ISA Heterogeneous Multicore Architectures: The Potential for Processor Power Reduction","author":"kumar","year":"0","journal-title":"Proc 36th Ann IEEEjACM lnt'l Symp Microarchitecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/6208901\/06178201.pdf?arnumber=6178201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:35:04Z","timestamp":1642005304000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6178201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":9,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mm.2012.23","relation":{},"ISSN":["0272-1732"],"issn-type":[{"value":"0272-1732","type":"print"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}