{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:26:25Z","timestamp":1725452785395},"reference-count":18,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.1992.697007","type":"proceedings-article","created":{"date-parts":[[2005,8,24]],"date-time":"2005-08-24T10:18:21Z","timestamp":1124878701000},"page":"119-124","source":"Crossref","is-referenced-by-count":0,"title":["A VLIW Architecture For Optimal Execution Of Branch-intensive Loops"],"prefix":"10.1109","author":[{"family":"Bogong Su","sequence":"first","affiliation":[]},{"family":"Wei Zhao","sequence":"additional","affiliation":[]},{"given":"S.","family":"Habib","sequence":"additional","affiliation":[]},{"family":"Zhizhong Tang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/2.19820"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/19551.19541"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/255305.255322"},{"key":"ref13","article-title":"A Software Pipelining Based VLIW Architecture and Optimization Compiler","author":"su","year":"1990","journal-title":"Proc Micro-30"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123509"},{"key":"ref15","article-title":"Ideograph\/Ideogram: Framework\/Hardware for Eager Evaluation","author":"wang","year":"1990","journal-title":"Proc Micro-30"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"journal-title":"Enhancing Concurrent Program Execution with Eager Evaluation","year":"1991","author":"wang","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106976"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/502874.502878"},{"key":"ref3","article-title":"Some Design Ideas for a VLIW Architecture for Sequential-Natured Software","author":"ebcioglu","year":"1988","journal-title":"Proc of the IFIP Working Conf on Parallel Processing"},{"key":"ref6","article-title":"CREAT-LIFE: A Modular Design Approach for High Performance ASIC's","author":"labrousse","year":"0","journal-title":"Compcon 90"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/science.253.5025.1233"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123505"},{"journal-title":"A Systolic Array Optimizing Compiler","year":"1987","author":"lam","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68185"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1990.130118"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676371"}],"event":{"name":"[1992] 25th Annual International Symposium on Microarchitecture MICRO 25","location":"Portland, OR, USA"},"container-title":["[1992] Proceedings the 25th Annual International Symposium on Microarchitecture MICRO 25"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/900\/7455\/00697007.pdf?arnumber=697007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T05:48:46Z","timestamp":1489038526000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/697007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/micro.1992.697007","relation":{},"subject":[]}}