{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T18:50:09Z","timestamp":1694631009541},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2007,11,1]],"date-time":"2007-11-01T00:00:00Z","timestamp":1193875200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/mdt.2007.202","type":"journal-article","created":{"date-parts":[[2007,12,4]],"date-time":"2007-12-04T10:54:49Z","timestamp":1196765689000},"page":"546-555","source":"Crossref","is-referenced-by-count":10,"title":["Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors"],"prefix":"10.1109","volume":"24","author":[{"given":"Sylvain","family":"Guilley","sequence":"first","affiliation":[]},{"given":"Florent","family":"Flament","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Hoogvorst","sequence":"additional","affiliation":[]},{"given":"Renaud","family":"Pacalet","sequence":"additional","affiliation":[]},{"given":"Yves","family":"Mathieu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"bibmdt20070605468","first-page":"383","article-title":"the 'backend duplication' method","author":"guilley","year":"2005","journal-title":"Proc 8th Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 06)"},{"key":"bibmdt20070605469","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2006.06.004"},{"key":"bibmdt20070605466","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269113"},{"key":"bibmdt20070605462","first-page":"105","article-title":"asynchronous systems on programmable logic","author":"fesquet","year":"2005","journal-title":"Proc Int'l Workshop Reconfigurable Communication-Centric SoCs"},{"key":"bibmdt20070605467","doi-asserted-by":"publisher","DOI":"10.1109\/92.736128"},{"key":"bibmdt20070605463","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(03)00092-9"},{"key":"bibmdt20070605464","first-page":"282","article-title":"improving the security of dual-rail circuits","author":"sokolov","year":"2004","journal-title":"Proc Sixth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '04)"},{"key":"bibmdt20070605461","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_21"},{"key":"bibmdt20070605465","author":"bystrov","year":"2004","journal-title":"On-line IDDQ Testing of Security Circuits"},{"key":"bibmdt200706054612","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"bibmdt200706054611","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"key":"bibmdt200706054610","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.44"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/4397167\/04397180.pdf?arnumber=4397180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:22Z","timestamp":1641987922000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2007.202","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}