{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:47Z","timestamp":1725612527521},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF","award":["1017277","1409798"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mdat.2015.2463282","type":"journal-article","created":{"date-parts":[[2015,7,31]],"date-time":"2015-07-31T18:32:54Z","timestamp":1438367574000},"page":"60-68","source":"Crossref","is-referenced-by-count":16,"title":["Overview of 3-D Architecture Design Opportunities and Techniques"],"prefix":"10.1109","volume":"34","author":[{"given":"Jishen","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Qiaosha","family":"Zou","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2354752"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2418216"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837308"},{"key":"ref12","year":"0","journal-title":"JEDECHBM"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2491679"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.25"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333752"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2541231"},{"key":"ref19","article-title":"The most advanced data center GPU ever built","year":"0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.03.012"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105304"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2013.6643588"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"ref6","author":"pavlidis","year":"2009","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.51"},{"key":"ref5","article-title":"An intro to MCDRAM (high bandwidth memory) on Knights Landing","year":"0"},{"key":"ref8","article-title":"An 8Tb\/s 1pJ\/b 0.8mm2\/Tb\/s QDR inductive-coupling interface between 65nm CMOS GPU and 0.1 \n$\\mu$\nm DRAM","author":"miura","year":"0"},{"key":"ref7","first-page":"16","article-title":"A design tradeoff study with monolithic 3D integration","author":"chang","year":"2012","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref2","article-title":"Micron hybrid memory cube","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.7.27"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306565"},{"key":"ref20","article-title":"Radeon™ R9 Series gaming graphics cards with high-bandwidth memory","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837313"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.37"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653753"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2285593"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796518"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/6221038\/7963896\/7174528-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7963896\/07174528.pdf?arnumber=7174528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:53:20Z","timestamp":1649444000000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7174528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":30,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2015.2463282","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}