{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T18:53:15Z","timestamp":1694631195197},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2007,6,1]],"date-time":"2007-06-01T00:00:00Z","timestamp":1180656000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[2007,6]]},"DOI":"10.1109\/mc.2007.192","type":"journal-article","created":{"date-parts":[[2007,6,28]],"date-time":"2007-06-28T19:41:22Z","timestamp":1183059682000},"page":"37-47","source":"Crossref","is-referenced-by-count":19,"title":["An Open Source Environment for Cell Broadband Engine System Software"],"prefix":"10.1109","volume":"40","author":[{"given":"Michael","family":"Gschwind","sequence":"first","affiliation":[]},{"given":"David","family":"Erb","sequence":"additional","affiliation":[]},{"given":"Sid","family":"Manning","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Nutter","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref3","article-title":"Cell Broadband Engine Interconnect and Memory Interface","author":"clark","year":"2005","journal-title":"Hot Chips 17"},{"key":"ref4s","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"ref5s","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/1054907.1054910","article-title":"Mambo?A Full System Simulator for the PowerPC Architecture","author":"bohrer","year":"2004","journal-title":"ACM Sigmetrics Performance Evaluation Rev"},{"key":"ref8s","author":"christensen","year":"1997","journal-title":"The Innovator?s Dilemma"},{"key":"ref6s","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128027"},{"key":"ref2","article-title":"A Novel SIMD Architecture for the Cell Heterogeneous Chip Multiprocessor","author":"gschwind","year":"2005","journal-title":"Hot Chips 17"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref7s","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128023"},{"key":"ref2s","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"ref3s","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"ref1s","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/4249795\/04249810.pdf?arnumber=4249810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:30:53Z","timestamp":1638217853000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4249810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6]]},"references-count":11,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mc.2007.192","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[2007,6]]}}}