{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,20]],"date-time":"2024-03-20T10:21:19Z","timestamp":1710930079408},"reference-count":0,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[1974,9,1]],"date-time":"1974-09-01T00:00:00Z","timestamp":147225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[1974,9]]},"DOI":"10.1109\/mc.1974.6323306","type":"journal-article","created":{"date-parts":[[2012,10,5]],"date-time":"2012-10-05T18:13:14Z","timestamp":1349460794000},"page":"34-41","source":"Crossref","is-referenced-by-count":28,"title":["Engineering aspects of multi-valued logic systems"],"prefix":"10.1109","volume":"7","author":[{"given":"Z. G.","family":"Vranesic","sequence":"first","affiliation":[]},{"given":"K. C.","family":"Smith","sequence":"additional","affiliation":[]}],"member":"263","container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/6323294\/06323306.pdf?arnumber=6323306","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:56:08Z","timestamp":1642006568000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6323306\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1974,9]]},"references-count":0,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/mc.1974.6323306","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[1974,9]]}}}