{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:30:50Z","timestamp":1730280650716,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Federal Ministry of Education and Research","doi-asserted-by":"publisher","award":["16ES1134,16ES1133K"],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,27]]},"DOI":"10.1109\/lats53581.2021.9651789","type":"proceedings-article","created":{"date-parts":[[2021,12,30]],"date-time":"2021-12-30T00:52:03Z","timestamp":1640825523000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Evaluating the Impact of Process Variation on RRAMs"],"prefix":"10.1109","author":[{"given":"E.","family":"Brum","sequence":"first","affiliation":[{"name":"EASE, PUCRS,Brazil"}]},{"given":"M.","family":"Fieback","sequence":"additional","affiliation":[{"name":"Computer Engineering Laboratory, Delft University of Technology,The Netherlands"}]},{"given":"T. S.","family":"Copetti","sequence":"additional","affiliation":[{"name":"IDS, RWTH Aachen University,Germany"}]},{"given":"H.","family":"Jiayi","sequence":"additional","affiliation":[{"name":"IDS, RWTH Aachen University,Germany"}]},{"given":"S.","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Computer Engineering Laboratory, Delft University of Technology,The Netherlands"}]},{"given":"F.","family":"Vargas","sequence":"additional","affiliation":[{"name":"EASE, PUCRS,Brazil"}]},{"given":"L. M. Bolzani","family":"Poehls","sequence":"additional","affiliation":[{"name":"IDS, RWTH Aachen University,Germany"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288743"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2989373"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250726"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2537792"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-22"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2911661"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278332"},{"key":"ref18","first-page":"1","article-title":"Variability-Aware Modeling of Filamentary VCM based Bipolar Resistive Switching Cells Using SPICE Level Compact Models","author":"bengel","year":"0","journal-title":"IEEE Trans Circuits Syst"},{"journal-title":"Jart vcm v1b","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1911","DOI":"10.1109\/JPROC.2012.2190812","article-title":"Memristors: Devices, models, and applications","volume":"100","author":"mazumder","year":"2012","journal-title":"Proceedings of the IEEE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624895"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1101-9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796675"},{"key":"ref7","first-page":"1","author":"chaudhuri","year":"0","journal-title":"Fault-Tolerant Neuromorphic Computing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref1","first-page":"114","article-title":"Cramming more components onto integrated circuits With unit cost","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108654"}],"event":{"name":"2021 IEEE 22nd Latin American Test Symposium (LATS)","start":{"date-parts":[[2021,10,27]]},"location":"Punta del Este, Uruguay","end":{"date-parts":[[2021,10,29]]}},"container-title":["2021 IEEE 22nd Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9651729\/9651735\/09651789.pdf?arnumber=9651789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:21:09Z","timestamp":1659486069000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9651789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,27]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/lats53581.2021.9651789","relation":{},"subject":[],"published":{"date-parts":[[2021,10,27]]}}}